期刊
ELECTRONICS LETTERS
卷 45, 期 7, 页码 374-375出版社
INST ENGINEERING TECHNOLOGY-IET
DOI: 10.1049/el.2009.0153
关键词
-
An RF energy scavenging circuit implementing a power matched Villard voltage doubler followed by a switched capacitor DC-DC converter for scavenging ultra-low RF power levels (< -20 dBm) is presented. Measurement results for the circuit, fabricated in a 130 nm CMOS process, show that 1V can be generated across a 5 M Omega load from as little as -25.5 dBm of input RF energy at 2.2 GHz. This represents a 9.5 dB improvement, over the measured sensitivity of our RF energy scavenging circuit without the use of a switched capacitor DC-DC converter stage.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据