期刊
IEEE JOURNAL OF SOLID-STATE CIRCUITS
卷 36, 期 7, 页码 1138-1143出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/4.933473
关键词
CMOS; low power; SC technique; self-timed comparator
Based on a conventional successive approximation ADC architecture a new and faster solution is presented. The input structure of the new solution consists of transmission gates and capacitors only and there is no need for any active element. h switching circuit is implemented to allow a wider input voltage range of the ADC, Together with a self-timed comparator the power consumption is noticeably reduced while at the same time the sampling rate is doubled. Smaller input and reference capacitances reduce the requirements on the input and reference sources, respectively, Additionally, a widely clock-duty-cycle-independent control logic improves the applicability of the converter cell, especially for systems on chip. Results of measurements confirm the theoretical improvements.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据