期刊
出版社
ELSEVIER SCIENCE BV
DOI: 10.1016/j.nima.2003.11.078
关键词
trigger; data acquisition; real time pattern recognition; tracking; position-sensitive detectors
The Collider Detector at Fermilab (CDF) experiment's Silicon Vertex Trigger (SVT) is a system of 150 custom 9U VME boards that reconstructs axial tracks in the CDF silicon strip detector in a 15 mus pipeline. SVT's 35 mum impact parameter resolution enables CDF's Level 2 trigger to distinguish primary and secondary particles, and hence to collect large samples of hadronic bottom and charm decays. We review some of SVT's key design features. Speed is achieved with custom VLSI pattern recognition, linearized track fitting, pipelining, and parallel processing. Testing and reliability are aided by built-in logic state analysis and test-data sourcing at each board's input and output, a common interboard data link, and a universal Merger board for data fan-in/fan-out. Speed and adaptability are enhanced by use of modern FPGAs. (C) 2003 Elsevier B.V. All rights reserved.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据