期刊
IEEE TRANSACTIONS ON ELECTRON DEVICES
卷 53, 期 3, 页码 573-577出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TED.2005.864365
关键词
parasitic resistance; polycrystalline silicon (poly-Si); semiconductor device modeling; semiconductor device simulation; thin-film transistors (TFTs)
Parasitic resistance effects have been investigated in n-channel polycrystalline (polysilicon) silicon thin film transistors (TFTs). We show, both experimentally, and by using two-dimensional numerical simulations, that the transfer characteristics and, in particular, the transconductance are degraded by parasitic resistance effects, which are related to residual implant damage. In particular, we show that residual implant damage gives rise to two types of defected regions across the edges of the gate: the first, not overlapped by the gate, which mainly controls the parasitic resistance. The second, which is gate overlapped, can affect the behavior of the threshold voltage by modifying the classical short channel effect to the reverse short channel effect. The analysis demonstrates that for the fabrication of short-channel polysilicon TFTs an exact control of the implant-damaged regions is necessary.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据