4.6 Article

Device scaling in sub-100 nm pentacene field-effect transistors

期刊

APPLIED PHYSICS LETTERS
卷 89, 期 18, 页码 -

出版社

AMER INST PHYSICS
DOI: 10.1063/1.2364154

关键词

-

向作者/读者索取更多资源

Reported here is the fabrication of 20-100 nm channel length pentacene field-effect transistors (FETs) with well-behaved current-voltage characteristics. Using a solution deposition method, pentacene grains span entire devices, providing superior contacts. Varying the gate oxide thickness, the effects of scaling on transistor performance is studied. When the channel length to oxide thickness exceeds 5:1, electrostatically well-scaled nanometer FETs are prepared. The results show that the device characteristics are dominated by the contacts. Decreasing the oxide thickness lowers the device turn-on voltage beyond simple field scaling, as sharper bending of the gate potential lines around the contacts more effectively reduces the molecule/source interfacial resistance. (c) 2006 American Institute of Physics.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.6
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据