期刊
IEEE TRANSACTIONS ON ELECTRON DEVICES
卷 53, 期 12, 页码 3103-3109出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TED.2006.885678
关键词
electrostatics; high-kappa dielectrics; modeling; nanocrystal (NC); nonvolatile memories; three-dimensional (3-D)
Based on the physical model of nanocrystal (NC) memories described in Part I, a systematic investigation of gate-stack engineering is presented, including high-kappa control and tunneling oxides. The high-kappa control oxide enables the effectiveoxide-thickness scaling without compromising the memory performance, owing to the low charging energy and large channel-control factor from the three-dimensional electrostatics. The high-kappa tunneling oxide, on the other hand, improves the retention characteristics utilizing the asymmetric tunneling barrier more effectively away from the direct tunneling regime. Finally with the optimization strategies introduced in both Parts I an II, a metal NC memory design with 1.0-V memory window, 13-mu s programming, 2.5-mu s erasing, and over 10-year retention time has been demonstrated at +/- 4-V operation, which highlights the potent tial of NC memories as the next-generation nonvolatile memory.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据