4.6 Article

Vertical Flash memory cell with nanocrystal floating gate for ultradense integration and good retention

期刊

IEEE ELECTRON DEVICE LETTERS
卷 28, 期 5, 页码 449-451

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LED.2007.895445

关键词

Flash; memory; nanocrystal; pillar; retention; sidewall; vertical

向作者/读者索取更多资源

We demonstrate a new vertical (3-D) Flash memory transistor cell with nanocrystals as the floating gate on the sidewalls that can form a high-retention ultrahigh density memory array. This scalable vertical cell architecture can allow a theoretical maximum array density of 1/(4F(2)), where F is the minimum lithographic pitch, thus circumventing the integration density limitations of conventional planar Flash memory arrays. Discrete SiGe nanocrystals that are grown by conformal chemical vapor deposition process on the pillar sidewalls form the floating gate and render excellent retention properties at room temperature and at 85 degrees C. The cell shows a large memory window of similar to 1 V and endurance of more than 10(5) cycles.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.6
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据