An integrated ultra-wideband timed array receiver in 0.13 μm CMOS using a path-sharing true time delay architecture

A fully integrated CMOS ultra-wideband 4-channel timed array receiver for high-resolution imaging application is presented. A path-sharing true time delay architecture is implemented to reduce the chip area for integrated circuits. The true time delay resolution is 15 ps and the maximum delay is 225 ps. The receiver provides 11 scan angles with almost 9 degrees of spatial resolution for an antenna spacing of 3 cm. The design bandwidth is from I to 15 GHz corresponding to less than I cm depth resolution in free space. The chip is implemented in 0.13 mu m CMOS with eight metal layers, and the chip size is 3.1 nun by 3.2 mm. Measurement results for the standalone CMOS chip as well as the integrated planar antenna array and the CMOS chip are reported.