4.8 Article

High Performance Multi-Level Non-Volatile Polymer Memory with Solution-Blended Ferroelectric Polymer/High-k Insulators for Low Voltage Operation

期刊

ADVANCED FUNCTIONAL MATERIALS
卷 23, 期 44, 页码 5484-5493

出版社

WILEY-V C H VERLAG GMBH
DOI: 10.1002/adfm.201300372

关键词

organic memory; ferroelectric polymers; multilevel memory; field effect transistor memory

资金

  1. Converging Research Center Program through the Ministry of Education, Science, and Technology [2011K000631]
  2. Brain Korea 21 Project
  3. Korea Science and Engineering Foundation (KOSEF)
  4. Ministry of Science and Technology (MEST), Republic of Korea [R11-2007-050-03001-0]
  5. National Research Foundation of Korea [2007-0056091, 2010-50193, 2009-0080235] Funding Source: Korea Institute of Science & Technology Information (KISTI), National Science & Technology Information Service (NTIS)

向作者/读者索取更多资源

Polymer ferroelectric-gate field effect transistors (Fe-FETs) employing ferroelectric polymer thin films as gate insulators are highly attractive as a next-generation non-volatile memory. Furthermore, polymer Fe-FETs have been recently of interest owing to their capability of storing data in more than 2 states in a single device, that is, they have multi-level cell (MLC) operation potential for high density data storage. However, among a variety of technological issues of MLC polymer Fe-FETs, the requirement of high voltage for cell operation is one of the most urgent problems. Here, a low voltage operating MLC polymer Fe-FET memory with a high dielectric constant (k) ferroelectric polymer insulator is presented. Effective enhancement of capacitance of the ferroelectric gate insulator layer is achieved by a simple binary solution-blend of a ferroelectric poly(vinylidene fluoride-co-trifluoroethylene) (PVDF-TrFE) (k approximate to 8) with a relaxer high-k poly(vinylidene-fluoride-trifluoroethylene-chlorotrifluoroethylene) (PVDF-TrFE-CTFE) (k approximate to 18). At optimized conditions, a ferroelectric insulator with a PVDF-TrFE/PVDF-TrFE-CTFE (10/5) blend composition enables the discrete six-level multi-state operation of a MLC Fe-FET at a gate voltage sweep of +/- 18 V with excellent data retention and endurance of each state of more than 10(4) s and 120 cycles, respectively.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.8
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据