期刊
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING
卷 28, 期 4, 页码 454-460出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TSM.2015.2485079
关键词
TSV; high aspect ratio; etch; electroplating; KOZ; 3D
This paper presents challenges encountered in the fabrication of high aspect ratio (AR) via middle, through-silicon vias (TSVs), of 3 mu m top entrant critical dimension and 50 mu m depth. Higher AR TSV integration is explored due to the lower stress and copper pumping influence of TSVs observed in adjacent CMOS devices. The key process improvements demonstrated in this paper include 3 mu m TSV etch, dielectric liner coverage, metal barrier and seed layer coverage, and copper electroplating.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据