期刊
ACS APPLIED MATERIALS & INTERFACES
卷 7, 期 48, 页码 26691-26695出版社
AMER CHEMICAL SOC
DOI: 10.1021/acsami.5b08635
关键词
indium selenide; multilayer; field-effect transistors; threshold voltage instability
资金
- National Natural Science Foundation of China (NSFC) [61172001, 21373068]
- National key Basic Research Program of China (973 Program) [2013CB632900]
We report a modulation of threshold voltage instability of back-gated multilayer InSe FETs by gate bias stress. The performance stability of multilayer InSe FETs is affected by gate bias polar, gate bias stress time and gate bias sweep rate under ambient conditions. The on-current increases and threshold voltage shifts to negative gate bias stress direction with negative bias stress applied, which are opposite to that of positive bias stress. The intensity of gate bias stress effect is influenced by applied gate bias time and the sweep rate of gate bias stress. The behavior can be explained by the surface charge trapping model due to the adsorbing/desorbing oxygen and/or water molecules on the InSe surface. This study offers an opportunity to understand gate bias stress modulation of performance instability of back-gated multilayer InSe FETs and provides a clue for designing desirable InSe nanoelectronic and optoelectronic devices.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据