期刊
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
卷 65, 期 12, 页码 1869-1873出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCSII.2018.2817504
关键词
Flicker noise; jitter; signal-to-noise ratio (SNR); technology node length; time-mode; voltage-mode
Representing signals in the time domain, as pulses of variable time duration, is a promising solution for analog signal processing in CMOS technologies with low supply voltages. This brief aims at determining the peak signal-to-noise ratio of a pMOS-nMOS transistor stack used in both voltage-mode and time-mode circuits. A detailed noise analysis which includes both thermal and flicker noise contributions is performed in both domains. The analysis is applied to different CMOS technology nodes and compared to Spectre transient noise analysis tools. A silicon prototype was fabricated in the IBM 130-nm CMOS technology. Measurements confirm the accuracy of the proposed analysis.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据