期刊
JOURNAL OF PHYSICS D-APPLIED PHYSICS
卷 50, 期 38, 页码 -出版社
IOP Publishing Ltd
DOI: 10.1088/1361-6463/aa8047
关键词
ITFET; resonant tunneling; 2D materials; other tunneling mechanisms
资金
- Southwest Academy of Nanoelectronics (SWAN)
- Nanoelectronics Research Corporation (NERC)
- Nation Institute of Standards and Technology (NIST)
- National Science Foundation (NSF) National Nanotechnology Coordinated Infrastructure (NNCI) program
The scaling challenges of complementary metal oxide semiconductors (CMOS) are increasing with the pace of scaling showing marked signs of slowing down. This slowing has brought about a widespread search for an alternative beyond-CMOS device concept. While the charge tunneling phenomenon has been known for almost a century, and tunneling based transistors have been studied in the past few decades, its possibilities are being re-examined with the emergence of a new class of two-dimensional (2D) materials. By stacking varying 2D materials together, with two electrode layers sandwiching a tunnel dielectric layer, it could be possible to make vertical tunnel transistors without the limitations that have plagued such devices implemented within other material systems. When the two electrode layers are of the same material, under certain conditions, one can achieve resonant tunneling between the two layers, manifesting as negative differential resistance (NDR) in the interlayer current-voltage characteristics. We call this type of device an interlayer tunnel FET (ITFET). We review the basic operation principles of this device, experimental and theoretical studies, and benchmark simulation results for several digital logic gates based on a compact model that we developed. The results are placed in the context of work going on in other groups.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据