期刊
出版社
ASSOC COMPUTING MACHINERY
DOI: 10.1145/3133956.3133985
关键词
Design-for-trust; IP piracy; hardware Trojan; reverse engineering; logic locking; Boolean satisfiability (SAT)
资金
- National Science Foundation Computing and Communication Foundations (NSF/CCF) [1319841]
- National Science Foundation, Division Of Computer and Network Systems (NSF/CNS) [1652842]
- New York University/New York University Abu Dhabi (NYU/NYUAD) Center for Cyber Security (CCS)
- Direct For Computer & Info Scie & Enginr
- Division Of Computer and Network Systems [1652842] Funding Source: National Science Foundation
- Division of Computing and Communication Foundations
- Direct For Computer & Info Scie & Enginr [1319841] Funding Source: National Science Foundation
strategy against intellectual property (IP) piracy, counterfeiting, hardware Trojans, reverse engineering, and overbuilding a S acks. Yet, various a S acks that use a working chip as an oracle have been launched on logic locking to successfully retrieve its secret key, undermining the defense of all existing locking techniques. In this paper, we propose stripped-functionality logic locking (SFLL), which strips some of the functionality of the design and hides it in the form of a secret key(s), thereby rendering on-chip implementation functionally di, erent from the original one. When loaded onto an on-chip memory, the secret keys restore the original functionality of the design. O rough security-aware synthesis that creates a controllable mismatch between the reverse-engineered netlist and original design, SFLL provides a quantifiable and provable resilience trade-o, between all known and anticipated a S acks. We demonstrate the application of SFLL to large designs (> 100K gates) using a computer-aided design (CAD) framework that ensures a S aining the desired security level at minimal implementation cost, 8%, 5%, and 0.5% for area, power, and delay, respectively. In addition to theoretical proofs and simulation confirmation of SFLL's security, we also report results from the silicon implementation of SFLL on an ARM Cortex-M0 microprocessor in 65nm technology.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据