期刊
QUANTUM SCIENCE AND TECHNOLOGY
卷 3, 期 2, 页码 -出版社
IOP PUBLISHING LTD
DOI: 10.1088/2058-9565/aaa645
关键词
quantum computing; superconducting circuits; pogo pins; quantum error correction; microwave interconnects; extensible qubit architecture; qubit coherence
资金
- IARPA [W911NF-16-1-0114-FE]
- NIST Quantum Information Initiative
We demonstrate a pogo pin package for a superconducting quantum processor specifically designed with a nontrivial layout topology (e.g., a center qubit that cannot be accessed from the sides of the chip). Two experiments on two nominally identical superconducting quantum processors in pogo packages, which use commercially available parts and require modest machining tolerances, are performed at low temperature (10mK) in a dilution refrigerator and both found to behave comparably to processors in standard planar packages with wirebonds where control and readout signals come in from the edges. Single-and two-qubit gate errors are also characterized via randomized benchmarking, exhibiting similar error rates as in standard packages, opening the possibility of integrating pogo pin packaging with extensible qubit architectures.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据