3.9 Article

A 0.2-V 30-MS/s 11b-ENOB Open-Loop VCO-Based ADC in 28-nm CMOS

期刊

IEEE SOLID-STATE CIRCUITS LETTERS
卷 1, 期 9, 页码 190-193

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LSSC.2019.2906777

关键词

0.2V; analog-to-digital converter (ADC); deep-subthreshold; IoT; nonlinear; quantization (Q)-noise; ultralow voltage (ULV); voltage-controlled oscillator (VCO)-based ADC

资金

  1. Science Foundation Ireland [14/RP/I2921]
  2. Marie Sklodowska-Curie Actions [747585]
  3. Marie Curie Actions (MSCA) [747585] Funding Source: Marie Curie Actions (MSCA)

向作者/读者索取更多资源

We present a 0.2-V open-loop voltage-controlled oscillator (VCO)-based analog-to-digital converter (ADC) intended for IoT wireless sensor nodes. A resistor-based frequency-tuning scheme helps in mitigating odd-order harmonic distortion induced by the VCO nonlinear transfer characteristic. It also provides a reconfigurable input range, allowing it to exceed the supply by 2.5x (single-ended), and maintaining tolerance against +/- 10% supply variations. Latch, flip-flops, and logic gates within the frequency-to-digital converter are designed for minimum propagation delays, allowing sampling at 30 MS/s. The ADC is implemented in 28-nm CMOS and achieves a peak SNDR of 68 dB, equivalent to an ENOB of 11, over a 61-kHz bandwidth with a 1-V-pp input differential sinewave. It consumes 7 mu W, resulting in a state-of-the-art Walden and Schreier FoM of 27.8 fJ/c-s and 167.4 dB, respectively.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

3.9
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据