Design of CMOS OTAs with Settling-Time Constraints

In this communication we propose an approach for the design of CMOS amplifiers with settling-time constraints. The design approach ensures that the settling time constraint is satisfied under any statistical fluctuation of process or design parameters. The approach is validated through the design example of a three-stage CMOS amplifier.