☆
3.8
Proceedings Paper
An Optimized Hardware Design for high speed 2D-DCT processor based on modified Loeffler architecture
2019 27TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2019) (2019)
导出引文
没有可用的引文
评价这篇论文
主要评分表示论文的整体质量水平。次要评分独立反映论文的优点或缺点。
Discover Peeref hubs
Discuss science. Find collaborators. Network.
Join a conversationCreate your own webinar
Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.
Create Now