期刊
IEEE TRANSACTIONS ON NANOTECHNOLOGY
卷 18, 期 -, 页码 1196-1199出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TNANO.2019.2952081
关键词
Polymers; metal-semiconductor structure; electric admittance; surface states; relaxation times
The capacity/conductivity-voltage (C/G-V) data of the PVP interlayered metal-semiconductor structure were examined at +/- 4V biases and 1-500 kHz frequency interval at room temperature. The surface states (N-ss) in the insulation layer and the metal-semiconductor interface are seen as the main causes of high capacitance and conductivity values at low frequencies. AC signals, which result in an increase in capacitance and conductivity values, are easily monitored by N-ss at low frequencies. The graph extracted against the conductivity and frequency logarithm (G(p)/omega-log(f)) indicates a peak appearance as a result of the N-ss effect. In the energy range of (E-c -0.423) - (E-c-0.604), surface states (N-ss) and relaxation times (tau) values alter from 8.71 x 10(11) to 5.84 x 10(11) eV(-1) cm(-2) and 6.54x10(-6) s to 1.10x10(-4) s, respectively.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据