3.8 Proceedings Paper

A 100Mb/s 3.5GHz Fully-Balanced BFOOK Modulator Based on Integer-N Hyrbrid PLL

出版社

IEEE
DOI: 10.1109/a-sscc47793.2019.9056890

关键词

phase-locked loop; frequency modulation; 00K; FSK; FOOK; two-point modulation; transimitter

资金

  1. NSFC [61774092]

向作者/读者索取更多资源

This paper presents an energy-efficient high data rate constant-envelope modulator by employing a binary frequency-domain on-off keying (BFOOK) method. Thanks to the fully-balanced FSK feature high data rate BFOOK modulation is performed based on an integer-N hybrid PLL with VCO modulation only. A carrier spreading technique based on low-frequency wideband triangular modulation can also be added as an optional fractional-N mode in case carrier power suppression is needed to have better spectrum compliance. A prototype 3.5GHz modulator is implemented in 65nm CMOS. The BFOOK modulator achieves the maximum data rate of 100Mb/s maintaining averaged center frequency regardless of the data pattern. The modulator consumes 9.6mW from a 1V supply achieving the energy efficiency of 96pJ/b.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

3.8
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据