期刊
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
卷 64, 期 11, 页码 8747-8755出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TIE.2017.2703688
关键词
Field-programmable gate array (FPGA); geometric algebra; image processing
资金
- National Council of Science and Technology (CONACyT), Mexico
This paper presents an implementation of the conformal voting scheme using a reconfigurable hardware approach in the frame of conformal geometric algebra G(3,1). This algorithm is able to extract geometric entities, such as circles and lines from edged images. The conformal voting scheme is divided into two main stages: a local stage computed using neighborhoods in the image, and a global stage using the results of the local voting stage. In this implementation, we focused on the most computationally demanding stage: the local stage, which is computed in the field-programmable gate array, while the global voting stage continues to be executed on the PC. The results show an average speedup of 3x depending on the features of the input image and a coefficient of variation near to zero in the times of repeated experiments. Finally, our method can be used for multiple applications in real-time image processing.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据