期刊
2020 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC)
卷 -, 期 -, 页码 259-262出版社
IEEE
DOI: 10.1109/rfic49505.2020.9218433
关键词
CMOS; mmW; Frequency Multiplier; Pulsed Oscillator; Injection Locking
This paper describes a high order programmable frequency multiplier in the 60 GHz band. The circuit implements four chains that can address simultaneously four different frequencies of the IEEE 802.11ay standard and aims to channel bonding, full duplex, or MIMO systems. It is fabricated in a 45nm CMOS PDSOI technology. Each chain consumes 32.6mW and achieves lower than 178fsec of integrated jitter (in the band 10KHz-1.08GHz) for all synthesized frequencies.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据