相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。Comprehensive Investigation on Electrical Properties of nLDMOS and pLDMOS Under Mechanical Strain
Wangran Wu et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2019)
Experimental Investigation on the Electrical Properties of Lateral IGBT Under Mechanical Strain
Wangran Wu et al.
IEEE ELECTRON DEVICE LETTERS (2019)
Fully tensile strained partial silicon-on-insulator n-type lateral-double-diffused metal-oxide-semiconductor field effect transistor using localized contact etching stop layers
Xiangzhan Wang et al.
AIP ADVANCES (2017)
Experimental Study on NBTI Degradation Behaviors in Si pMOSFETs Under Compressive and Tensile Strains
Wangran Wu et al.
IEEE ELECTRON DEVICE LETTERS (2014)
LDMOS Transistor High-Frequency Performance Enhancements by Strain
Kun-Ming Chen et al.
IEEE ELECTRON DEVICE LETTERS (2012)
Performance of Trench Power MOSFET With Strained Si/SiGe Multilayer Channel
Shan Sun et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2011)
On Surface Roughness Scattering-Limited Mobilities of Electrons and Holes in Biaxially Tensile-Strained Si MOSFETs
Yi Zhao et al.
IEEE ELECTRON DEVICE LETTERS (2009)
Carrier-transport-enhanced channel CMOS for improved power consumption and performance
Shinichi Takagi et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2008)
Method for managing the stress due to the strained nitride capping layer in MOS transistors
Stephane Orain et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2007)
Thick-strained-Si/relaxed-SiGe structure of high-performance RF power LDMOSFETs for cellular handsets
Masao Kondo et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2006)
Theoretical and experimental Raman spectroscopy study of mechanical stress induced by electronic packaging
J Chen et al.
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES (2005)
A logic nanotechnology featuring strained-silicon
SE Thompson et al.
IEEE ELECTRON DEVICE LETTERS (2004)