相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。Prediction of Trap Occupancy for Random Telegraph Noise Under Complex Waveforms
Zhe Zhang et al.
IEEE ELECTRON DEVICE LETTERS (2020)
Effect of Gate Structure on the Trapping Behavior of GaN Junctionless FinFETs
Ki-Sik Im et al.
IEEE ELECTRON DEVICE LETTERS (2020)
Low-Frequency Noise Characterization of Germanium n-Channel FinFETs
Alberto de Oliveira et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
Analytical Model for Low-Frequency Noise in Junctionless Nanowire Transistors
Renan Trevisoli et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
Experimental Study of 1/f1+α Noise in Transient Leakage Current of Metal-Insulator-Metal With Stacked High-k Polycrystalline Films
Hsin-Jyun Lin et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
Low-Frequency Noise Investigation of GaN/AlGaN Metal-Oxide-Semiconductor High-Electron-Mobility Field-Effect Transistor With Different Gate Length and Orientation
K. Takakura et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
1/f Noise in InAs/InAsSb Superlattice Photoconductors
Lukasz Ciura et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
An Electrical Model for Trap Coupling Effects on Random Telegraph Noise
Thales Becker et al.
IEEE ELECTRON DEVICE LETTERS (2020)
Quantitative Analysis of High-Pressure Deuterium Annealing Effects on Vertically Stacked Gate-All-Around SONOS Memory
Ji-Man Yu et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
New method to analyze random telegraph signals in resistive random access memories
Gerardo Gonzalez-Cordero et al.
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B (2019)
Low-Frequency Drain Noise Characterization and TCAD Physical Simulations of GaN HEMTs: Identification and Analysis of Physical Location of Traps
Nandha Kumar Subramani et al.
IEEE ELECTRON DEVICE LETTERS (2018)
Impact of low thermal processes on reliability of high-k/metal gate stacks
Artemisia Tsiara et al.
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B (2017)
Effect of radiation induced charging on gate-all-around NMOS devices
Kenneth E. Kambour et al.
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B (2016)
Gate-All-Around Junctionless Transistors With Heavily Doped Polysilicon Nanowire Channels
Chun-Jung Su et al.
IEEE ELECTRON DEVICE LETTERS (2011)
Vertical Si-Nanowire n-Type Tunneling FETs With Low Subthreshold Swing (≤ 50 mV/decade) at Room Temperature
Ramanathan Gandhi et al.
IEEE ELECTRON DEVICE LETTERS (2011)
dc and low frequency noise analysis of Fowler-Nordheim stress of n-channel metal-oxide semiconductor field-effect transistors processed in a 65 nm technology
J. Armand et al.
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B (2009)
Vertical silicon-nanowire formation and gate-all-around MOSFET
B. Yang et al.
IEEE ELECTRON DEVICE LETTERS (2008)
Vertical enhancement-mode InAs nanowire field-effect transistor with 50-nm wrap gate
Claes Thelander et al.
IEEE ELECTRON DEVICE LETTERS (2008)
What Do We Certainly Know About 1/f Noise in MOSTs?
Lode K. J. Vandamme et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2008)
High-performance fully depleted silicon-nanowire (diameter ≤ 5 nm) gate-all-around CMOS devices
N. Singh et al.
IEEE ELECTRON DEVICE LETTERS (2006)
A capacitorless 1T-DRAM technology using gate-induced drain-leakage (GIDL) current for low-power and high-speed embedded memory
E Yoshida et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2006)
Multiple-gate SOI MOSFETs: Device design guidelines
JT Park et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2002)
Effects of floating-gate interference on NAND flash memory cell operation
JD Lee et al.
IEEE ELECTRON DEVICE LETTERS (2002)
A capacitor-less 1T-DRAM cell
S Okhonin et al.
IEEE ELECTRON DEVICE LETTERS (2002)
Pi-gate SOI MOSFET
JT Park et al.
IEEE ELECTRON DEVICE LETTERS (2001)
分享论文
