3.8 Proceedings Paper

Compute-in-eDRAM with Backend Integrated Indium Gallium Zinc Oxide Transistors

出版社

IEEE
DOI: 10.1109/ISCAS51556.2021.9401798

关键词

Accelerators; Compute in memory; Embedded DRAM; Indium Gallium Zinc Oxide; Multi-level cell

资金

  1. Semiconductor Research Corporation [2962.001]
  2. University of Texas at Austin

向作者/读者索取更多资源

With the rapid growth in data intensive applications, the demand for energy efficient machine learning/AI hardware accelerators is increasing. IGZO transistors offer promising potential for enhancing CIM performance, supporting 8-bit inputs/activations and 8-bit signed weights. By utilizing 2-bit ADC for MLC weight bit read sensing, the representative neural network model achieved 80% Top-1 inference accuracy on the CIFAR-10 dataset.
With rapid growth in data intensive applications, there is an ever-increasing need for energy efficient machine learning/AI hardware accelerators. The performance and the energy efficiency of such accelerators are primarily limited due of massive amount of data movement between processing engines and the off-chip memory. This memory wall bottleneck can be mitigated by performing accelerator specific computations in the memory (CIM) array embedded with the rest of the logic blocks. Multiple embedded memory technologies are being explored to advance CIM designs. Among these, embedded Dynamic Random Access Memory (eDRAM) using backend of the line (BEOL) integrated C-Axis Aligned Crystalline ( CAAC) Indium Gallium Zinc Oxide (IGZO) transistors is a promising candidate. IGZO transistor having extremely low leakage when used as an access transistor of the eDRAM bitcell can enable multi-level cell (MLC) eDRAM functionality. Moreover, higher bandwidth can be achieved by 3D stacking multiple layers of BEOL integrated IGZO devices in a monolithic manner improving the CIM performance. In this paper, we analyze various IGZO based eDRAM bitcell topologies and present an IGZO eDRAM CIM architecture. It supports 8-bit inputs/activations and 8-bit signed weights. 2-bit Flash Analog to Digital converter (ADC) is used for MLC weight bit read sensing. A representative neural network model using IGZO eDRAM and peripheral 8-b A/D converters based CIM design achieves 80% Top-1 inference accuracy for the CIFAR-10 dataset, which is within 3% of ideal software accuracy.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

3.8
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据