相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。Fully On-Chip MAC at 14 nm Enabled by Accurate Row-Wise Programming of PCM-Based Weights and Parallel Vector-Transport in Duration-Format
P. Narayanan et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2021)
Neural Coding in Spiking Neural Networks: A Comparative Study for Robust Neuromorphic Systems
Wenzhe Guo et al.
FRONTIERS IN NEUROSCIENCE (2021)
Deep Spiking Neural Networks With Binary Weights for Object Recognition
Yixuan Wang et al.
IEEE TRANSACTIONS ON COGNITIVE AND DEVELOPMENTAL SYSTEMS (2021)
STT-MRAM Architecture with Parallel Accumulator for In-Memory Binary Neural Networks
Thi-Nhan Pham et al.
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) (2021)
VSA: Reconfigurable Vectorwise Spiking Neural Network Accelerator
Hong-Han Lien et al.
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) (2021)
A Probabilistic Synapse With Strained MTJs for Spiking Neural Networks
Samuel N. Pagliarini et al.
IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS (2020)
Broad-Purpose In-Memory Computing for Signal Monitoring and Machine Learning Workloads
Saurabh Jain et al.
IEEE SOLID-STATE CIRCUITS LETTERS (2020)
Stochastic Computing for Hardware Implementation of Binarized Neural Networks
Tifenn Hirtzlin et al.
IEEE ACCESS (2019)
An efficient ReRAM-based inference accelerator for convolutional neural networks via activation reuse
Yan Chen et al.
IEICE ELECTRONICS EXPRESS (2019)
Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks
Yu-Hsin Chen et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2017)
An Efficient Heterogeneous Memristive XNOR for In-Memory Computing
Muath Abu Lebdeh et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2017)
Proposal for a Leaky-Integrate-Fire Spiking Neuron Based on Magnetoelectric Switching of Ferromagnets
Akhilesh Jaiswal et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2017)
DNPU: An 8.1TOPS/W Reconfigurable CNN-RNN Processor for General-Purpose Deep Neural Networks
Dongjoo Shin et al.
2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) (2017)
Novel Boosted-Voltage Sensing Scheme for Variation-Resilient STT-MRAM Read
Quang Kien Trinh et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2016)
Probabilistic Deep Spiking Neural Systems Enabled by Magnetic Tunnel Junction
Abhronil Sengupta et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2016)
Voltage Scaled STT-MRAMs Towards Minimum-Energy Write Access
Quang Kien Trinh et al.
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS (2016)
Magnetic Tunnel Junction Based Long-Term Short-Term Stochastic Synapse for a Spiking Neural Network with On-Chip STDP Learning
Gopalakrishnan Srinivasan et al.
SCIENTIFIC REPORTS (2016)
A Survey Of Architectural Approaches for Managing Embedded DRAM and Non-Volatile On-Chip Caches
Sparsh Mittal et al.
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS (2015)
A 10-bit Charge-Redistribution ADC Consuming 1.9 μW at 1 MS/s
Michiel van Elzakker et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2010)
Advances and Future Prospects of Spin-Transfer Torque Random Access Memory
E. Chen et al.
IEEE TRANSACTIONS ON MAGNETICS (2010)