相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。
Article
Engineering, Electrical & Electronic
A 64-Tile 2.4-Mb In-Memory-Computing CNN Accelerator Employing Charge-Domain Compute
Hossein Valavi et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2019)
Article
Engineering, Electrical & Electronic
A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors
Xin Si et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2019)
Proceedings Paper
Engineering, Electrical & Electronic
Area-Efficient and Variation-Tolerant In-Memory BNN Computing using 6T SRAM Array
Jinseok Kim et al.
2019 SYMPOSIUM ON VLSI CIRCUITS (2019)
分享论文
