3.8 Proceedings Paper

Materials and Device Strategies for Nanoelectronic 3D Heterogeneous Integration

出版社

IEEE
DOI: 10.1109/SISPAD54002.2021.9592592

关键词

3D integration; low-temperature synthesis; 2D materials; topological materials; interconnects

资金

  1. Semiconductor Research Corporation (SRC) through the IMPACT center
  2. Semiconductor Research Corporation (SRC) through NEW LIMITS center
  3. SRC Global Research Collaboration
  4. National Science Foundation (NSF) [ECCS-1917025, DMR-1921818]

向作者/读者索取更多资源

Monolithic 3D heterogeneous integration is the most cost-effective approach for achieving continued scalability in power and performance in integrated circuit technologies. The paper discusses various methods and materials to overcome constraints imposed by placing active devices in upper levels, focusing on better materials and utilizing unique physics to surpass current limitations in 3D integrated device performance.
Monolithic 3D heterogeneous integration is the most cost effective route to realize continued scaling in power and performance in integrated circuit technologies. In this paper, we discuss a variety of methods, materials, and device concepts to help overcome the constraints imposed by putting active devices in the upper levels. Our focus is on realizing better materials at low processing temperature for logic, memory, and dense interconnects taking advantage of unique physics to surmount current limitations in 3D integrated device performance.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

3.8
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据