相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。Near-Memory Processing in Action: Accelerating Personalized Recommendation With AxDIMM
Liu Ke et al.
IEEE MICRO (2022)
GIRAF: General Purpose In-Storage Resistive Associative Framework
Leonid Yavits et al.
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS (2022)
SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures
Christina Giannoula et al.
PROCEEDINGS OF THE ACM ON MEASUREMENT AND ANALYSIS OF COMPUTING SYSTEMS (2022)
In-memory Learning with Analog Resistive Switching Memory: A Review and Perspective
Yue Xi et al.
PROCEEDINGS OF THE IEEE (2021)
Enabling fast and energy-efficient FM-index exact matching using processing-near-memory
Jose M. Herruzo et al.
JOURNAL OF SUPERCOMPUTING (2021)
A Survey of Test and Reliability Solutions for Magnetic Random Access Memories
Patrick Girard et al.
PROCEEDINGS OF THE IEEE (2021)
FPGA-Based Near-Memory Acceleration of Modern Data-Intensive Applications
Gagandeep Singh et al.
IEEE MICRO (2021)
SIMDRAM: A Framework for Bit-Serial SIMD Processing using DRAM
Nastaran Hajinazar et al.
ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (2021)
Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks
Amirali Boroumand et al.
30TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2021) (2021)
Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology
Sukhan Lee et al.
2021 ACM/IEEE 48TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2021) (2021)
QUAC-TRNG: High Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips
Ataberk Olgun et al.
2021 ACM/IEEE 48TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2021) (2021)
DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks
Geraldo F. Oliveira et al.
IEEE ACCESS (2021)
Mixed Precision Quantization for ReRAM-based DNN Inference Accelerators
Sitao Huang et al.
2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) (2021)
BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows
A. Giray Yaglikci et al.
2021 27TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2021) (2021)
SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures
Christina Giannoula et al.
2021 27TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2021) (2021)
FAFNIR: Accelerating Sparse Gathering by Using Efficient Near-Memory Intelligent Reduction
Bahar Asgari et al.
2021 27TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2021) (2021)
In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology
Mustafa E. Ali et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2020)
RowHammer: A Retrospective
Onur Mutlu et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2020)
PANTHER: A Programmable Architecture for Neural Network Training Harnessing Energy-Efficient ReRAM
Aayush Ankit et al.
IEEE TRANSACTIONS ON COMPUTERS (2020)
Accelerating Genome Analysis: A Primer on an Ongoing Journey
Mohammed Alser et al.
IEEE MICRO (2020)
NERO: A Near High-Bandwidth Memory Stencil Accelerator forWeather Prediction Modeling
Gagandeep Singh et al.
2020 30TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL) (2020)
Variant Calling Parallelization on Processor-in-Memory Architecture
Dominique Lavenier et al.
2020 IEEE INTERNATIONAL CONFERENCE ON BIOINFORMATICS AND BIOMEDICINE (2020)
NATSA: A Near-Data Processing Accelerator for Time Series Analysis
Ivan Fernandez et al.
2020 IEEE 38TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2020) (2020)
A Heterogeneous PIM Hardware-Software Co-Design for Energy-Efficient Graph Processing
Yu Huang et al.
2020 IEEE 34TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM IPDPS 2020 (2020)
The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework
Nastaran Hajinazar et al.
2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020) (2020)
TRRespass: Exploiting the Many Sides of Target Row Refresh
Pietro Frigo et al.
2020 IEEE SYMPOSIUM ON SECURITY AND PRIVACY (SP 2020) (2020)
Are We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers
Lucian Cojocar et al.
2020 IEEE SYMPOSIUM ON SECURITY AND PRIVACY (SP 2020) (2020)
Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques
Jeremie S. Kim et al.
2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020) (2020)
McDRAM v2: In-Dynamic Random Access Memory Systolic Array Accelerator to Address the Large Model Problem in Deep Neural Networks on the Edge
Seunghwan Cho et al.
IEEE ACCESS (2020)
NoM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories
Seyyed Hossein SeyyedAghaei Rezaei et al.
IEEE COMPUTER ARCHITECTURE LETTERS (2020)
GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing
Guohao Dai et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2019)
Processing data where it makes sense: Enabling in-memory computation
Onur Mutlu et al.
MICROPROCESSORS AND MICROSYSTEMS (2019)
Processing-in-memory: A workload-driven perspective
S. Ghose et al.
IBM JOURNAL OF RESEARCH AND DEVELOPMENT (2019)
D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput
Jeremie S. Kim et al.
2019 25TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA) (2019)
Towards a Scatter-Gather Architecture Hardware and Software Issues
Arun Rodrigues et al.
MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (2019)
CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators
Amirali Boroumand et al.
PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19) (2019)
Duality Cache for Data Parallel Acceleration
Daichi Fujiki et al.
PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19) (2019)
GraphQ: Scalable PIM-Based Graph Processing
Youwei Zhuo et al.
MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (2019)
SMASH: Co-designing Software Compression and Hardware-Accelerated Indexing for Efficient Sparse Matrix Operations
Konstantinos Kanellopoulos et al.
MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (2019)
MEDAL: Scalable DIMM based Near Data Processing Accelerator for DNA Seeding Algorithm
Wenqin Huangfu et al.
MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (2019)
NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning
Gagandeep Singh et al.
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) (2019)
INVITED: Enabling Practical Processing in and near Memory for Data-Intensive Computing
Onur Mutlu et al.
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) (2019)
AlignS: A Processing-In-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM
Shaahin Angizi et al.
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) (2019)
Automatic Generation of Warp-Level Primitives and Atomic Instructions for Fast and Portable Parallel Reduction on GPUs
Simon Garcia De Gonzalo et al.
PROCEEDINGS OF THE 2019 IEEE/ACM INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION (CGO '19) (2019)
GraphiDe: A Graph Processing Accelerator leveraging In-DRAM-Computing
Shaahin Angizi et al.
GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI (2019)
GRIM-Filter: Fast seed location filtering in DNA read mapping using processing-in-memory technologies
Jeremie S. Kim et al.
BMC GENOMICS (2018)
McDRAM: Low Latency and Energy-Efficient Matrix Computations in DRAM
Hyunsung Shin et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2018)
CMP-PIM: An Energy-Efficient Comparator-based Processing-In-Memory Neural Network Accelerator
Shaahin Angizi et al.
2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC) (2018)
Massively Parallel Skyline Computation For Processing-In-Memory Architectures
Vasileios Zois et al.
27TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2018) (2018)
Design Space Exploration of Near Memory Accelerators
Scott Lloyd et al.
PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (MEMSYS 2018) (2018)
Matrix Profile XI: SCRIMP plus plus : Time Series Motif Discovery at Interactive Speeds
Yan Zhu et al.
2018 IEEE INTERNATIONAL CONFERENCE ON DATA MINING (ICDM) (2018)
Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines
Jeremie S. Kim et al.
2018 IEEE 36TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD) (2018)
GraphP: Reducing Communication for PIM-based Graph Processing with Efficient Data Partition
Mingxing Zhang et al.
2018 24TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA) (2018)
The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices
Jeremie S. Kim et al.
2018 24TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA) (2018)
GoogleWorkloads for Consumer Devices: Mitigating Data Movement Bottlenecks
Amirali Boroumand et al.
ACM SIGPLAN NOTICES (2018)
LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory
Amirali Boroumand et al.
IEEE COMPUTER ARCHITECTURE LETTERS (2017)
Concurrent Data Structures for Near-Memory Computing
Zhiyu Liu et al.
PROCEEDINGS OF THE 29TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES (SPAA'17) (2017)
The Mondrian Data Engine
Mario Drumond et al.
44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017) (2017)
CAIRO: A Compiler-Assisted Technique for Enabling Instruction-Level Offloading of Processing-In-Memory
Ramyad Hadidi et al.
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION (2017)
GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks
Lifeng Nai et al.
2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA) (2017)
TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory
Mingyu Gao et al.
OPERATING SYSTEMS REVIEW (2017)
Toward Standardized Near-Data Processing with Unrestricted Data Placement for GPUs
Gwangsun Kim et al.
SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (2017)
Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content
Samira Khan et al.
50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO) (2017)
TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory
Mingyu Gao et al.
TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII) (2017)
Compute Caches
Shaizeen Aga et al.
2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA) (2017)
Simultaneous Multi-Layer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost
Donghyuk Lee et al.
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION (2016)
In-Place Matrix Transposition on GPUs
Juan Gomez-Luna et al.
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS (2016)
Ramulator: A Fast and Extensible DRAM Simulator
Yoongu Kim et al.
IEEE COMPUTER ARCHITECTURE LETTERS (2016)
Accelerating Dependent Cache Misses with an Enhanced Memory Controller
Milad Hashemi et al.
2016 ACM/IEEE 43RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA) (2016)
Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-volatile Memories
Shuangchen Li et al.
2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) (2016)
In-Memory Data Rearrangement for Irregular, Data-Intensive Computing
Scott Lloyd et al.
COMPUTER (2015)
Active Memory Cube: A processing-in-memory architecture for exascale systems
R. Nair et al.
IBM JOURNAL OF RESEARCH AND DEVELOPMENT (2015)
Evolution of Memory Architecture
Ravi Nair
PROCEEDINGS OF THE IEEE (2015)
Fast Bulk Bitwise AND and OR in DRAM
Vivek Seshadri et al.
IEEE COMPUTER ARCHITECTURE LETTERS (2015)
Data Reorganization in Memory Using 3D-stacked DRAM
Berkin Akin et al.
2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA) (2015)
Revisiting Memory Errors in Large-Scale Production Data Centers: Analysis and Modeling of New Trends from the Field
Justin Meza et al.
2015 45TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS (2015)
BSSync: Processing Near Memory for Machine Learning Workloads with Bounded Staleness Consistency Models
Joo Hwan Lee et al.
2015 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION (PACT) (2015)
Practical Near-Data Processing for In-memory Analytics Frameworks
Mingyu Gao et al.
2015 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION (PACT) (2015)
In-Place Data Sliding Algorithms for Many-Core Architectures
Juan Gomez-Luna et al.
2015 44TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING (ICPP) (2015)
Design, Packaging, and Architectural Policy Co-optimization for DC Power Integrity in 3D DRAM
Yarui Peng et al.
2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) (2015)
A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing
Junwhan Ahn et al.
2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA) (2015)
PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture
Junwhan Ahn et al.
2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA) (2015)
GP-SIMD Processing-in-Memory
Amir Morad et al.
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION (2014)
Efficient Data Mapping and Buffering Techniques for Multilevel Cell Phase-Change Memories
Hanbin Yoon et al.
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION (2014)
NEAR-DATA PROCESSING: INSIGHTS FROM A MICRO-46 WORKSHOP
Rajeev Balasubramonian et al.
IEEE MICRO (2014)
MAGIC-Memristor-Aided Logic
Shahar Kvatinsky et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2014)
Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies
Shahar Kvatinsky et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2014)
Logic operations in memory using a memristive Akers array
Yifat Levy et al.
MICROELECTRONICS JOURNAL (2014)
Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors
Yoongu Kim et al.
2014 ACM/IEEE 41ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA) (2014)
Performance Modeling of Atomic Additions on GPU Scratchpad Memory
Juan Gomez-Luna et al.
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS (2013)
An optimized approach to histogram computation on GPU
Juan Gomez-Luna et al.
MACHINE VISION AND APPLICATIONS (2013)
Metal-Oxide RRAM
H. -S. Philip Wong et al.
PROCEEDINGS OF THE IEEE (2012)
Phase Change Memory Architecture and the Quest for Scalability
Benjamin C. Lee et al.
COMMUNICATIONS OF THE ACM (2010)
PHASE-CHANGE TECHNOLOGY AND THE FUTURE OF MAIN MEMORY
Benjamin C. Lee et al.
IEEE MICRO (2010)
Phase Change Memory
H. -S. Philip Wong et al.
PROCEEDINGS OF THE IEEE (2010)
Roofline: An Insightful Visual Performance Model for Multicore Architectures
Samuel Williams et al.
COMMUNICATIONS OF THE ACM (2009)
The missing memristor found
Dmitri B. Strukov et al.
NATURE (2008)
An updated set of Basic Linear Algebra Subprograms (BLAS)
LS Blackford et al.
ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE (2002)
Challenges and future directions for the scaling of dynamic random-access memory (DRAM)
JA Mandelman et al.
IBM JOURNAL OF RESEARCH AND DEVELOPMENT (2002)
分享论文
