3.8 Proceedings Paper

REVAMP: A Systematic Framework for Heterogeneous CGRA Realization

相关参考文献

注意:仅列出部分参考文献,下载原文获取全部文献信息。
Article Computer Science, Hardware & Architecture

HiMap: Fast and Scalable High-Quality Mapping on CGRA via Hierarchical Abstraction

Dhananjaya Wijerathne et al.

Summary: The article introduces a fast and scalable CGRA mapping method called HiMap, which can generate close-to-optimal solutions, improve performance and energy efficiency, and has a short compilation time.

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2022)

Proceedings Paper Computer Science, Hardware & Architecture

LISA: Graph Neural Network based Portable Mapping on Spatial Accelerators

Zhaoying Li et al.

Summary: This paper presents a portable compilation framework called LISA, which automatically adjusts to generate high-quality mappings for various spatial accelerators. By using graph neural networks to analyze graph attributes and considering the impact of dataflow graph structure on node placement and dependency routing, an optimized mapping strategy is achieved.

2022 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2022) (2022)

Proceedings Paper Computer Science, Hardware & Architecture

SNAFU: An Ultra-Low-Power, Energy-Minimal CGRA-Generation Framework and Architecture

Graham Gobieski et al.

Summary: SNAFU is a flexible framework for generating ULP CGRAs, providing a standard interface for processing elements to reduce energy consumption. It implements various strategies to save energy, such as minimizing switching activity, reducing buffering, implementing a static routed network, and executing operations in-order.

2021 ACM/IEEE 48TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2021) (2021)

Article Computer Science, Theory & Methods

A Survey of Coarse-Grained Reconfigurable Architecture and Design: Taxonomy, Challenges, and Applications

Leibo Liu et al.

ACM COMPUTING SURVEYS (2020)

Proceedings Paper Computer Science, Hardware & Architecture

DSAGEN: Synthesizing Programmable Spatial Accelerators

Jian Weng et al.

2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020) (2020)

Proceedings Paper Automation & Control Systems

TRANSPIRE: An energy-efficient TRANSprecision floating-point Programmable archItectuRE

Rohit Prasad et al.

PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020) (2020)

Article Computer Science, Information Systems

A Survey on Coarse-Grained Reconfigurable Architectures From a Performance Perspective

Artur Podobas et al.

IEEE ACCESS (2020)

Article Computer Science, Hardware & Architecture

CASCADE: High Throughput Data Streaming via Decoupled Access-Execute CGRA

Dhananjaya Wijerathne et al.

ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2019)

Proceedings Paper Engineering, Electrical & Electronic

HyCUBE: A 0.9V 26.4 MOPS/mW, 290 pJ/op, Power Efficient Accelerator for IoT Applications

Bo Wang et al.

2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC) (2019)

Article Computer Science, Hardware & Architecture

Energy efficient configuration unification and compression for CGRAs

Mohammad Hossein Sargolzaei et al.

MICROPROCESSORS AND MICROSYSTEMS (2018)

Proceedings Paper Computer Science, Artificial Intelligence

Stream-Dataflow Acceleration

Tony Nowatzki et al.

44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017) (2017)

Proceedings Paper Computer Science, Artificial Intelligence

Plasticine: A Reconfigurable Architecture For Parallel Patterns

Raghu Prabhakar et al.

44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017) (2017)

Proceedings Paper Engineering, Electrical & Electronic

HyCUBE: A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect

Manupa Karunaratne et al.

PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) (2017)

Article Computer Science, Hardware & Architecture

Graph Minor Approach for Application Mapping on CGRAs

Liang Chen et al.

ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS (2014)

Article Computer Science, Hardware & Architecture

BilRC: An Execution Triggered Coarse Grained Reconfigurable Architecture

Oguzhan Atak et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2013)

Article Computer Science, Hardware & Architecture

EGRA: A Coarse Grained Reconfigurable Architectural Template

Giovanni Ansaloni et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2011)

Article Computer Science, Hardware & Architecture

PACT XPP -: A self-reconfigurable data processing architecture

V Baumgarte et al.

JOURNAL OF SUPERCOMPUTING (2003)

Article Computer Science, Hardware & Architecture

MorphoSys:: An integrated reconfigurable system for data-parallel and computation-intensive applications

H Singh et al.

IEEE TRANSACTIONS ON COMPUTERS (2000)