期刊
IEEE ACCESS
卷 11, 期 -, 页码 104323-104332出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/ACCESS.2023.3317888
关键词
Analog-to-digital converter (ADC); successive approximation register (SAR); capacitor mismatch; background calibration
This paper introduces a completion-aware background sequential capacitor mismatch calibration technique for SAR ADC, which improves calibration speed and power efficiency, and demonstrates stability in unpredictable input environments.
This paper introduces a completion-aware background sequential capacitor mismatch calibration technique for SAR ADC. The proposed method sequentially corrects capacitor mismatch from the lower to the upper bits in the CDAC. This calibration method can automatically detect when calibration is complete, thereby improving power efficiency by terminating calibration activities. This approach mitigates the trade-off between adaptation speed and calibration code variation, enhancing correction speed. Moreover, the sequential calibration demonstrates stable adaptation in unpredictable input environments. The ADC developed in this study utilizes 55-nm ultra-low power (ULP) CMOS technology, operates at a speed of 1 MS/s, and consumes 43 mu w of power. It achieves peak DNL of +0.83/-0.62 LSB and INL of +1.89/-1.13 LSB. Furthermore, it achieves a mean SNDR of 68.5 dB and SFDR of 83.8 dB, resulting in a FoM of 19.59 fJ/conv.-step.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据