4.6 Article

A Simulation Study of Bipolar I-MOS for ESD Protection

相关参考文献

注意:仅列出部分参考文献,下载原文获取全部文献信息。
Article Engineering, Electrical & Electronic

Design of Leaky Integrate and Fire Neuron for Spiking Neural Networks Using Trench Bipolar I-MOS

Avinash Lahgere

Summary: In this article, a trench Bipolar I-MOS is used for the realization of a spiking neural network by using calibrated 2-D TCAD simulations. The proposed trench Bipolar I-MOS LIF neuron can emulate the biological neuronal nature and has a low threshold voltage (-0.16 V) lower than the past reported LBIMOS LIF neuron. The trench Bipolar I-MOS neuron consumes 0.35 pJ energy per spike, which is much lower compared to other types of LIF neurons.

IEEE TRANSACTIONS ON NANOTECHNOLOGY (2023)

Article Engineering, Electrical & Electronic

A Novel Voltage Divider Trigger SCR With Low Leakage Current for Low-Voltage ESD Application

Jizhi Liu et al.

Summary: In this article, a novel voltage divider trigger silicon-controlled rectifier (VDTSCR) with low trigger voltage and low leakage current for electrostatic discharge (ESD) protection applications has been proposed and verified. The device achieves low trigger voltage and low leakage current, making it suitable for low-voltage and low-power applications.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2022)

Article Engineering, Electrical & Electronic

ESD Protection Designs: Topical Overview and Perspective

Zijin Pan et al.

Summary: This paper provides an overview of selected key topics on practical ESD protection designs, focusing on new ESD protection concepts and design methodologies, as well as an outlook to future ESD protection designs.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2022)

Article Engineering, Electrical & Electronic

Area-Efficient Power-Rail ESD Clamp Circuit With False-Trigger Immunity in 28nm CMOS Process

Zilong Shen et al.

Summary: The study proposes a new power-rail electrostatic discharge (ESD) clamp circuit with mu s-level transient response time and improved area efficiency. The circuit also demonstrates strong false-trigger immunity and low standby leakage current, making it a promising solution for ESD protection in CMOS processes.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2022)

Article Engineering, Electrical & Electronic

Design of a Gate Diode Triggered SCR for Dual-Direction High-Voltage ESD Protection

Hailian Liang et al.

IEEE ELECTRON DEVICE LETTERS (2019)

Article Engineering, Electrical & Electronic

π-SCR Device for Broadband ESD Protection in Low-Voltage CMOS Technology

Chun-Yu Lin et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2019)

Article Engineering, Electrical & Electronic

1-T Capacitorless DRAM Using Laterally Bandgap Engineered Si-Si:C Heterostructure Bipolar I-MOS for Improved Sensing Margin and Retention Time

Avinash Lahgere et al.

IEEE TRANSACTIONS ON NANOTECHNOLOGY (2018)

Article Nanoscience & Nanotechnology

Reliability improvements in SOI-like MOSFET with ESD and self-heating effect

Fei Cao et al.

MICRO & NANO LETTERS (2018)

Article Engineering, Electrical & Electronic

The Charge Plasma n-p-n Impact Ionization MOS on FDSOI Technology: Proposal and Analysis

Avinash Lahgere et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2017)

Article Engineering, Electrical & Electronic

1-T Capacitorless DRAM Using Bandgap-Engineered Silicon-Germanium Bipolar I-MOS

Avinash Lahgere et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2017)

Article Engineering, Electrical & Electronic

ESD Behavior of Tunnel FET Devices

Nagothu Karmel Kranthi et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2017)

Article Engineering, Electrical & Electronic

Low-Leakage and Low-Trigger-Voltage SCR Device for ESD Protection in 28-nm High-k Metal Gate CMOS Process

Chun-Yu Lin et al.

IEEE ELECTRON DEVICE LETTERS (2016)

Article Engineering, Electrical & Electronic

A Novel Cascade-Free 5-V ESD Clamp Using I-MOS: Proposal and Analysis

Radhakrishnan Sithanandam et al.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2016)

Article Engineering, Electrical & Electronic

Bipolar I-MOS-An Impact-Ionization MOS With Reduced Operating Voltage Using the Open-Base BJT Configuration

Mamidala Jagadesh Kumar et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2015)

Article Engineering, Electrical & Electronic

A Novel Capacitance-Coupling-Triggered SCR for Low-Voltage ESD Protection Applications

Mingliang Li et al.

IEEE ELECTRON DEVICE LETTERS (2010)

Article Engineering, Electrical & Electronic

Part I: On the Behavior of STI-Type DeNMOS Device Under ESD Conditions

Mayank Shrivastava et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2010)

Article Engineering, Electrical & Electronic

TCAD methodology for design of SCR devices for electrostatic discharge (ESD) applications

Javier A. Salcedo et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2007)