4.3 Article

Modified restoring array-based power efficient approximate square root circuit and its application

相关参考文献

注意:仅列出部分参考文献,下载原文获取全部文献信息。
Article Biochemical Research Methods

FPGA Implementation of IIR Notch and Anti-Notch Filters With an Application to Localization of Protein Hot-Spots

Ajay Kumar Yadav et al.

Summary: This paper presents the design and implementation of high-speed second-order infinite impulse response (IIR) notch filter and anti-notch filter on hardware. An improved approach for protein hot-spot detection is proposed using the designed second-order IIR anti-notch filter, which provides better prediction compared to classical filtering techniques and shows consistency with biological methodologies. The proposed filters are simulated and synthesized using the Xilinx Vivado software platform.

IEEE TRANSACTIONS ON NANOBIOSCIENCE (2023)

Article Computer Science, Information Systems

Design of Unsigned Approximate Hybrid Dividers Based on Restoring Array and Logarithmic Dividers

Weiqiang Liu et al.

Summary: Approximate hybrid dividers (AXHD) and its improved version E-AXHD are proposed in this paper. AXHD achieves a tradeoff between hardware performance and accuracy by utilizing both logarithmic divider (LD) and exact array divider (EXD). The evaluations and analysis show that the proposed designs outperform previous approximate dividers in terms of energy consumption and error. These hybrid dividers are particularly important for error tolerant applications such as image processing and machine learning.

IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING (2022)

Article Computer Science, Hardware & Architecture

Energy-Efficient Logarithmic Square Rooter for Error-Resilient Applications

Neelam Arya et al.

Summary: Approximate computing is utilized to design energy- and resource-efficient arithmetic circuits for error-resilient applications, the proposed logarithmic-based energy-efficient approximate square rooter (LESQ) offers significant energy- and area-delay savings compared to accurate designs, and supports various accuracy configurable modes for different application requirements.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2021)

Article Engineering, Electrical & Electronic

Accuracy-Configurable Radix-4 Adder With a Dynamic Output Modification Scheme

Kun-Lin Tsai et al.

Summary: Approximate computing is an efficient method for reducing computational costs, with a trade-off between computational accuracy and power consumption, delay, and area. The proposed accuracy-configurable radix-4 adder (ACRA) dynamically computes accurate or approximate results by using the power gating technique. In comparison to state-of-the-art accuracy-configurable adders, the ACRA achieved the best balance between power-delay product and computational accuracy.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2021)

Proceedings Paper Computer Science, Interdisciplinary Applications

High-Speed NTT-based Polynomial Multiplication Accelerator for Post-Quantum Cryptography

Mojtaba Bisheh-Niasar et al.

Summary: This paper presents an architecture for accelerating polynomial multiplication using number theoretic transform (NTT), showing more than 44% improvement compared to previous work. The efficient NTT architecture proposed aims to improve computation time by targeting different performance requirements for various applications. Additionally, a high-speed NTT core is implemented in a coprocessor architecture for Kyber KEM to achieve fast key exchange in 9, 12, and 19 microseconds at 200 MHz.

2021 IEEE 28TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH 2021) (2021)

Article Engineering, Electrical & Electronic

Bit significance based reconfigurable approximate restoring dividers and square rooters

Neelam Arya et al.

MICROELECTRONICS JOURNAL (2020)

Article Engineering, Electrical & Electronic

Approximate Arithmetic Circuits: A Survey, Characterization, and Recent Applications

Honglan Jiang et al.

PROCEEDINGS OF THE IEEE (2020)

Article Engineering, Electrical & Electronic

Approximate Logic Synthesis: A Survey

Ilaria Scarabottolo et al.

PROCEEDINGS OF THE IEEE (2020)

Article Engineering, Electrical & Electronic

Security in Approximate Computing and Approximate Computing for Security: Challenges and Opportunities

Weiqiang Liu et al.

PROCEEDINGS OF THE IEEE (2020)

Proceedings Paper Automation & Control Systems

Area and Energy Efficient Approximate Square Rooters for Error Resilient Applications

Neelam Arya et al.

2020 33RD INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2020 19TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID) (2020)

Article Computer Science, Hardware & Architecture

Design and Analysis of Approximate Redundant Binary Multipliers

Weiqiang Liu et al.

IEEE TRANSACTIONS ON COMPUTERS (2019)

Article Computer Science, Hardware & Architecture

Low-Power Unsigned Divider and Square Root Circuit Designs Using Adaptive Approximation

Honglan Jiang et al.

IEEE TRANSACTIONS ON COMPUTERS (2019)

Proceedings Paper Computer Science, Theory & Methods

Security: The Dark Side of Approximate Computing?

Francesco Regazzoni et al.

2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS (2018)

Article Computer Science, Hardware & Architecture

Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant Computing

Weiqiang Liu et al.

IEEE TRANSACTIONS ON COMPUTERS (2017)

Article Computer Science, Hardware & Architecture

AxBench: A Multiplatform Benchmark Suite for Approximate Computing

Amir Yazdanbakhsh et al.

IEEE DESIGN & TEST (2017)

Review Computer Science, Hardware & Architecture

A Review, Classification, and Comparative Evaluation of Approximate Arithmetic Circuits

Honglan Jiang et al.

ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS (2017)

Article Computer Science, Hardware & Architecture

On the Design of Approximate Restoring Dividers for Error-Tolerant Applications

Linbin Chen et al.

IEEE TRANSACTIONS ON COMPUTERS (2016)

Article Computer Science, Hardware & Architecture

Low-Latency Digit-Serial Systolic Double Basis Multiplier over GF(2m) Using Subquadratic Toeplitz Matrix-Vector Product Approach

Jeng-Shyang Pan et al.

IEEE TRANSACTIONS ON COMPUTERS (2014)

Proceedings Paper Automation & Control Systems

The EDA Challenges in the Dark Silicon Era

Muhammad Shafique et al.

2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) (2014)

Article Computer Science, Hardware & Architecture

New Metrics for the Reliability of Approximate and Probabilistic Adders

Jinghang Liang et al.

IEEE TRANSACTIONS ON COMPUTERS (2013)

Article Computer Science, Hardware & Architecture

Power Efficient Division and Square Root Unit

Wei Liu et al.

IEEE TRANSACTIONS ON COMPUTERS (2012)

Article Computer Science, Hardware & Architecture

TOWARD DARK SILICON IN SERVERS

Nikos Hardavellas et al.

IEEE MICRO (2011)

Article Computer Science, Hardware & Architecture

Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing

Ning Zhu et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2010)

Article Engineering, Electrical & Electronic

Floating-point division and square root using a Taylor-series expansion algorithm

Taek-Jun Kwon et al.

MICROELECTRONICS JOURNAL (2009)