相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension
Chen Chen et al.
2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020) (2020)
BROOM: An Open Source Out-of-Order Processor With Resilient Low-Voltace Operation in 28-nm CMOS
Christopher Cello et al.
IEEE MICRO (2019)
An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor
Susumu Mashimo et al.
2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019) (2019)
Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA
Giuseppe Tagliavini et al.
2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE) (2019)
A RISC-V Processor SoC With Integrated Power Management at Submicrosecond Timescales in 28 nm FD-SOI
Ben Keller et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2017)
A RISC-V Vector Processor With Simultaneous-Switching Switched-Capacitor DC-DC Converters in 28 nm FDSOI
Brian Zimmer et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2016)
Tutorial: SHAKTI Processors: An Open-Source Hardware Initiative
Neel Gala et al.
2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID) (2016)
THE ORACLE SPARC T5 16-CORE PROCESSOR SCALES TO EIGHT SOCKETS
John Feehrer et al.
IEEE MICRO (2013)
Low Complexity Out-of-Order Issue Logic Using Static Circuits
Siddhesh S. Mhambrey et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2013)
IBM POWER6 microarchitecture
H. Q. Le et al.
IBM JOURNAL OF RESEARCH AND DEVELOPMENT (2007)
Effects of speculation on performance and issue queue design
T Moreshet et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2004)
A 1.8-GHz instruction window buffer for an out-of-order microprocessor core
J Leenstra et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2001)
分享论文
