相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。A 64K-Neuron 64M-1b-Synapse 2.64pJ/SOP Neuromorphic Chip With All Memory on Chip for Spike-Based Models in 65nm CMOS
Yisong Kuang et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2021)
Tianjic: A Unified and Scalable Chip Bridging Spike-Based and Continuous Neural Computation
Lei Deng et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
2FPAP: A Folded Architecture for Energy-Quality Scalable Convolutional Neural Networks
Yizhi Wang et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2019)
Going Deeper in Spiking Neural Networks: VGG and Residual Architectures
Abhronil Sengupta et al.
FRONTIERS IN NEUROSCIENCE (2019)
Loihi: A Neuromorphic Manycore Processor with On-Chip Learning
Mike Davies et al.
IEEE MICRO (2018)
Mosaic-CNN: A Combined Two-Step Zero Prediction Approach to Trade off Accuracy and Computation Energy in Convolutional Neural Networks
Cheolhwan Kim et al.
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS (2018)
Conversion of Continuous-Valued Deep Networks to Efficient Event-Driven Networks for Image Classification
Bodo Rueckauer et al.
FRONTIERS IN NEUROSCIENCE (2017)
Quantisation and pooling method for low-inference-latency spiking neural networks
Zhitao Lin et al.
ELECTRONICS LETTERS (2017)
Convolutional networks for fast, energy-efficient neuromorphic computing
Steven K. Esser et al.
PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA (2016)
ImageNet Large Scale Visual Recognition Challenge
Olga Russakovsky et al.
INTERNATIONAL JOURNAL OF COMPUTER VISION (2015)
A million spiking-neuron integrated circuit with a scalable communication network and interface
Paul A. Merolla et al.
SCIENCE (2014)