☆ 3.8 Proceedings Paper

Investigating Nanowire, Nanosheet and Forksheet FET Hot-Carrier Reliability via TCAD Simulations

2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS (2023)

相关参考文献

注意：仅列出部分参考文献，下载原文获取全部文献信息。

Article Engineering, Electrical & Electronic

Trapping of Hot Carriers in the Forksheet FET Wall: A TCAD Study

M. Vandemaele et al.

Summary: We simulate the spatial profile of trapped charge in the forksheet FET wall under hot-carrier stress and find that the charge trapping occurs above and below the horizontal projection of the sheet. The charge profile is independent of the sheet width, and the trapping in the forksheet FET wall is significantly smaller than the trapping in the gate stack.

IEEE ELECTRON DEVICE LETTERS (2023)

添加到收藏夹

Proceedings Paper Engineering, Electrical & Electronic

Forksheet FETs with Bottom Dielectric Isolation, Self-Aligned Gate Cut, and Isolation between Adjacent Source-Drain Structures

H. Mertens et al.

Summary: We present a method to fabricate forksheet field-effect transistors with bottom dielectric isolation, where the devices are anchored to the substrate by forksheet walls. We demonstrate functional unipolar forksheet devices with bottom dielectric isolation for both N- and PMOS, with wall widths as thin as 10 nm. Additionally, we describe a scheme to isolate adjacent source-drain structures using forksheet dielectric walls. This scheme compensates for wall losses by increasing wall height through active area patterning hard mask engineering. Finally, we demonstrate morphological self-alignment of gate cut to active.

2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM (2022)

添加到收藏夹

Proceedings Paper Engineering, Multidisciplinary

Evaluating Forksheet FET Reliability Concerns by Experimental Comparison with Co-integrated Nanosheets

E. Bury et al.

Summary: This paper evaluates the reliability concerns of FSH FETs compared to NSH FETs and concludes that both types have comparable reliability. Theoretical calculations also show that the FSH architecture does not introduce additional reliability concerns.

2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) (2022)

添加到收藏夹

Proceedings Paper Engineering, Multidisciplinary

Understanding and Modeling Opposite Impacts of Self-Heating on Hot-Carrier Degradation in n- and p-Channel Transistors

Stanislav Tyaginov et al.

Summary: This article investigates the impact of self-heating on hot-carrier degradation (HCD) and finds that self-heating slightly inhibits HCD in n-channel devices while accelerating HCD in p-channel devices.

2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) (2022)

添加到收藏夹

Proceedings Paper Engineering, Multidisciplinary

Simulation Comparison of Hot-Carrier Degradation in Nanowire, Nanosheet and Forksheet FETs

Michiel Vandemaele et al.

Summary: Forksheet (FS) FETs are a new transistor architecture that utilizes vertically stacked nFET and pFET sheets with a dielectric wall, reducing p-to-n separation. Hot-carrier degradation (HCD) simulations show that both FS FETs and NS FETs can reduce HCD with increasing sheet width when considering interface state generation. Furthermore, an initial assessment suggests that the impact of oxide defect charging in the FS wall can be controlled under operating conditions.

2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) (2022)

添加到收藏夹

Article Engineering, Electrical & Electronic

Nano Device Simulator-A Practical Subband-BTE Solver for Path-Finding and DTCO

Zlatan Stanojevic et al.

Summary: This paper provides an in-depth discussion on the evolution and applications of subband Boltzmann transport (SBTE) methodology in the simulation of nanoscale MOSFETs, showcasing its versatility in both nonplanar and planar technologies as well as its role as a fundamental component in a DTCO-flow.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2021)

添加到收藏夹

Article Engineering, Electrical & Electronic

Modeling of Repeated FET Hot-Carrier Stress and Anneal Cycles Using Si-H Bond Dissociation/Passivation Energy Distributions

Michiel Vandemaele et al.

Summary: This study presents measurements of multiple hot-carrier stress and high-temperature anneal cycles on the same nFETs in a commercial 40-nm bulk CMOS technology. It models the degradation anneal process assuming Si-H bond breakage during stress and bond passivation during anneal, with the bond dissociation and passivation energies following a bivariate Gaussian distribution. The research finds no correlation between bond dissociation and passivation energies, and notes that repeated HC stress and anneal cycles change the shape of the distribution of bond passivation energies from Gaussian to non-Gaussian.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2021)

添加到收藏夹

Article Computer Science, Information Systems

Recent Progress on 3D NAND Flash Technologies

Akira Goda

Summary: The introduction of 3D NAND technology has significantly increased the density, with up to 176 layers and a density exceeding 10 Gb/mm(2). TLC is currently the mainstream, while QLC is on the rise.

ELECTRONICS (2021)

添加到收藏夹

Proceedings Paper Engineering, Electrical & Electronic

Comparison of Electrical Performance of Co-Integrated Forksheets and Nanosheets Transistors for the 2nm Technological Node and Beyond

R. Ritzenthaler et al.

Summary: This study systematically compared the DC performance of Forksheets and Nanosheets transistors, showing that their short channel control and transport properties are comparable. The gate stack reliability is not affected by the fabrication process of Forksheet dielectric wall. Additionally, both Forksheets and Nanosheets demonstrate good performance for analog applications.

2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) (2021)

添加到收藏夹

Proceedings Paper Engineering, Electrical & Electronic

Understanding the ISPP Slope in Charge Trap Flash Memory and its Impact on 3-D NAND Scaling

D. Verreck et al.

Summary: A physical modeling approach is presented to explain the non-ideal ISPP slope in charge trap layer (CTL) flash memory and its impact on 3-D NAND vertical pitch scaling. An expression for the V-T change rate is derived to reproduce experimental vertical NAND ISPP slopes, and a 2.5-D TCAD model is implemented to show significant program voltage increase in realistic 3-D NAND flash devices with scaling vertical pitch. Mitigation measures such as high-k CTL and airgaps are evaluated for scaled pitch.

2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) (2021)

添加到收藏夹

Article Engineering, Electrical & Electronic

On the Trap Locations in Bulk FinFETs After Hot Carrier Degradation (HCD)

Zhuoqing Yu et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

添加到收藏夹

Article Engineering, Electrical & Electronic

Mixed Hot-Carrier/Bias Temperature Instability Degradation Regimes in Full {VG, VD} Bias Space: Implications and Peculiarities

Markus Jech et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

添加到收藏夹

Article Engineering, Electrical & Electronic

Recovery after hot-carrier injection: Slow versus fast traps

Maurits J. de Jong et al.

MICROELECTRONICS RELIABILITY (2019)

添加到收藏夹

Article Engineering, Electrical & Electronic

Bi-Modal Variability of nFinFET Characteristics During Hot-Carrier Stress: A Modeling Approach

Alexander Makarov et al.

IEEE ELECTRON DEVICE LETTERS (2019)

添加到收藏夹

Article Engineering, Electrical & Electronic

Impact of Mixed Negative Bias Temperature Instability and Hot Carrier Stress on MOSFET Characteristics-Part II: Theory

Markus Jech et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2019)

添加到收藏夹

Article Engineering, Electrical & Electronic

Comphy - A compact-physics framework for unified modeling of BTI

G. Rzepa et al.

MICROELECTRONICS RELIABILITY (2018)

添加到收藏夹

Article Engineering, Electrical & Electronic

Towards understanding recovery of hot-carrier induced degradation

Maurits J. de Jong et al.

MICROELECTRONICS RELIABILITY (2018)

添加到收藏夹

Article Engineering, Electrical & Electronic

Observations on the recovery of hot carrier degradation of hydrogen/deuterium passivated nMOSFETs

Maurits J. de Jong et al.

MICROELECTRONICS RELIABILITY (2017)

添加到收藏夹

Article Engineering, Electrical & Electronic

Understanding and Modeling the Temperature Behavior of Hot-Carrier Degradation in SiON nMOSFETs

Stanislav Tyaginov et al.

IEEE ELECTRON DEVICE LETTERS (2016)

添加到收藏夹

Article Engineering, Electrical & Electronic

Modeling of Hot-Carrier Degradation in nLDMOS Devices: Different Approaches to the Solution of the Boltzmann Transport Equation

Prateek Sharma et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2015)

添加到收藏夹

Article Engineering, Electrical & Electronic

Characterization and modeling of electrical stress degradation in STI-based integrated power devices

Susanna Reggiani et al.

SOLID-STATE ELECTRONICS (2014)

添加到收藏夹

Article Engineering, Electrical & Electronic

Observation of Normally Distributed Energies for Interface Trap Recovery After Hot-Carrier Degradation

Gregor Pobegen et al.

IEEE ELECTRON DEVICE LETTERS (2013)

添加到收藏夹

Article Engineering, Electrical & Electronic

Microscopic scale characterization and modeling of transistor degradation under HC stress

Yoann Mamy Randriamihaja et al.

MICROELECTRONICS RELIABILITY (2012)

添加到收藏夹

Article Physics, Applied

General framework about defect creation at the Si/SiO2 interface

C. Guerin et al.

JOURNAL OF APPLIED PHYSICS (2009)

添加到收藏夹

Article Engineering, Electrical & Electronic

The energy-driven hot-carrier degradation modes of nMOSFETs

Chloe Guerin et al.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2007)

添加到收藏夹

Article Engineering, Electrical & Electronic

The energy-driven paradigm of NMOSFET hot-carrier effects

SE Rauch et al.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2005)

添加到收藏夹

© Peeref 2019-2024. All rights reserved.