相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。FAT: An In-Memory Accelerator With Fast Addition for Ternary Weight Neural Networks
Shien Zhu et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2023)
Two-Way Transpose Multibit 6T SRAM Computing-in-Memory Macro for Inference-Training AI Edge Chips
Jian-Wei Su et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2022)
An Embedded NAND Flash-Based Compute-In-Memory Array Demonstrated in a Standard Logic Process
Minsu Kim et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2022)
CMQ: Crossbar-Aware Neural Network Mixed-Precision Quantization via Differentiable Architecture Search
Jie Peng et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2022)
NAX: Neural Architecture and Memristive Xbar based Accelerator Co-design
Shubham Negi et al.
PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022 (2022)
Towards Efficient RRAM-based Quantized Neural Networks Hardware: State-of-the-art and Open Issues
O. Krestinskaya et al.
2022 IEEE 22ND INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (NANO) (2022)
Inference Dropouts in Binary Weighted Analog Memristive Crossbar
Alex James et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2022)
SIAM: Chiplet-based Scalable In-Memory Acceleration with Mesh for Deep Neural Networks
Gokul Krishnan et al.
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2021)
PCM-Based Analog Compute-In-Memory: Impact of Device Non-Idealities on Inference Accuracy
X. Sun et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2021)
Mixed-precision quantized neural networks with progressively decreasing bitwidth
Tianshu Chu et al.
PATTERN RECOGNITION (2021)
A Learning Framework for n-Bit Quantized Neural Networks Toward FPGAs
Jun Chen et al.
IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS (2021)
Layer-Specific Optimization for Mixed Data Flow With Mixed Precision in FPGA Design for CNN-Based Object Detectors
Duy Thanh Nguyen et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY (2021)
Exploiting Retraining-Based Mixed-Precision Quantization for Low-Cost DNN Accelerator Design
Nahsung Kim et al.
IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS (2021)
Mixed Precision Quantization for ReRAM-based DNN Inference Accelerators
Sitao Huang et al.
2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) (2021)
eDRAM-CIM: Compute-In-Memory Design with Reconfigurable Embedded-Dynamic-Memory Array Realizing Adaptive Data Converters and Charge-Domain Computing
Shanshan Xie et al.
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) (2021)
A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing
Jingcheng Wang et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
Fully hardware-implemented memristor convolutional neural network
Peng Yao et al.
NATURE (2020)
Memory devices and applications for in-memory computing
Abu Sebastian et al.
NATURE NANOTECHNOLOGY (2020)
PANTHER: A Programmable Architecture for Neural Network Training Harnessing Energy-Efficient ReRAM
Aayush Ankit et al.
IEEE TRANSACTIONS ON COMPUTERS (2020)
Neuro-inspired computing chips
Wenqiang Zhang et al.
NATURE ELECTRONICS (2020)
ReLeQ : A Reinforcement Learning Approach for Automatic Deep Quantization of Neural Networks
Ahmed T. Elthakeb et al.
IEEE MICRO (2020)
High-Throughput In-Memory Computing for Binary Deep Neural Networks With Monolithically Integrated RRAM and 90-nm CMOS
Shihui Yin et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
Resistive Crossbars as Approximate Hardware Building Blocks for Machine Learning: Opportunities and Challenges
Indranil Chakraborty et al.
PROCEEDINGS OF THE IEEE (2020)
Low Power In-Memory Implementation of Ternary Neural Networks with Resistive RAM-Based Synapse
A. Laborieux et al.
2020 2ND IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2020) (2020)
Automating Analogue AI Chip Design with Genetic Search
Olga Krestinskaya et al.
ADVANCED INTELLIGENT SYSTEMS (2020)
Device and Circuit Architectures for In-Memory Computing
Daniele Ielmini et al.
ADVANCED INTELLIGENT SYSTEMS (2020)
IR-QNN Framework: An IR Drop-Aware Offline Training of Quantized Crossbar Arrays
Mohammed E. Fouda et al.
IEEE ACCESS (2020)
In situ training of feed-forward and recurrent convolutional memristor networks
Zhongrui Wang et al.
NATURE MACHINE INTELLIGENCE (2019)
BRein Memory: A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W
Kota Ando et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2018)
A Drift-Tolerant Read/Write Scheme for Multilevel Memristor Memory
Yalcin Yilmaz et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2017)
Modeling Size Limitations of Resistive Crossbar Array With Cell Selectors
Albert Ciprut et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2017)
Memristor-based memory: The sneak paths problem and solutions
Mohammed Affan Zidan et al.
MICROELECTRONICS JOURNAL (2013)