相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。A 20F2/Bit Current-Integration-Based Differential NAND-Structured PUF for Stable and V/T Variation-Tolerant Low-Cost IoT Security
Jongmin Lee et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2022)
Introducing Recurrence in Strong PUFs for Enhanced Machine Learning Attack Resistance
Nimesh Shah et al.
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS (2021)
A Programmable 6T SRAM-Based PUF with Dynamic Stability Data Masking
Lu Lu et al.
IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC 2021) (2021)
A 1036-F2/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF
Qiang Zhao et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2020)
A 215-F2 Bistable Physically Unclonable Function With an ACF of <0.005 and a Native Bit Instability of 2.05% in 65-nm CMOS Process
Gang Li et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2020)
A 373-F2 0.21%-Native-BER EE SRAM Physically Unclonable Function With 2-D Power-Gated Bit Cells and VSS Bias-Based Dark-Bit Detection
Kunyang Liu et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
A 124 fJ/Bit Cascode Current Mirror Array Based PUF With 1.50% Native Unstable Bit Ratio
Xiaojin Zhao et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2019)
A Metal-Via Resistance Based Physically Unclonable Function with 1.18% Native Instability
Beomsoo Park et al.
2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) (2019)
Fully Synthesizable PUF Featuring Hysteresis and Temperature Compensation for 3.2% Native BER and 1.02 fJ/b in 40 nm
Sachin Taneja et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2018)
A Low Power Diode-Clamped Inverter-Based Strong Physical Unclonable Function for Robust and Lightweight Authentication
Yuan Cao et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2018)
A Physical Unclonable Function based on Capacitor Mismatch in a Charge-Redistribution SAR-ADC
Qianying Tang et al.
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) (2018)
All Operation Region Characterization and Modeling of Drain and Gate Current Mismatch in 14-nm Fully Depleted SOI MOSFETs
Theano A. Karatsori et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2017)
Static Physically Unclonable Functions for Secure Chip Identification With 1.9-5.8% Native Bit Instability at 0.6-1 V and 15 fJ/bit in 65 nm
Anastacia B. Alvarez et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2016)
Physical Unclonable Functions and Applications: A Tutorial
Charles Herder et al.
PROCEEDINGS OF THE IEEE (2014)
FinFET Mismatch in Subthreshold Region: Theory and Experiments
Paolo Magnone et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2010)
A digital 1.6 pJ/bit chip identification circuit using process variations
Ying Su et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2008)
An easy-to-use mismatch model for the MOS transistor
JA Croon et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2002)
分享论文
