4.6 Article

200-mm Si CMOS Process-Compatible Integrated Passive Device Stack for Millimeter-Wave Monolithic 3-D Integration

期刊

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TED.2023.3302817

关键词

CMOS-compatible; heterogeneous integration; integrated passive device (IPD); millimeter wave (mmW); monolithic 3-D (M3D)

向作者/读者索取更多资源

In this article, a simple 200-mm Si CMOS process-based integrated passive device (IPD) stack for millimeter-wave (mmW) monolithic 3-D (M3D) integration is introduced. By developing a double chemical mechanical polishing (CMP) technique for the final intermetal dielectric (IMD) process, a uniform 3-D integration of a 100-nm-thick active layer of the InGaAs high-electron-mobility transistor (HEMT) was achieved. The fabricated passive devices showed good quality factor (Q) characteristics sufficient to be utilized up to the V-band, with the inductors having the highest Q values among Si lumped inductors in mmW bands reported so far.
In this article, we have demonstrated a simple 200-mm Si CMOS process-based integrated passive device (IPD) stack for millimeter-wave (mmW) monolithic 3-D (M3D) integration. By developing a double chemical mechanical polishing (CMP) technique for the final intermetal dielectric (IMD) process, an rms value of less than 1 nm for the top-surface roughness of the IPD stack was achieved, resulting in uniform 3-D integration of a 100-nm-thick active layer of the InGaAs high-electron-mobility transistor (HEMT) on the stack. The stack included a trap-rich layer (TRL) and a buried oxide layer (BOX) with a high-resistance Si substrate (HRS) to achieve high-frequency properties. The TRL and BOX were optimized to keep wafer bowing as low as possible while minimizing the radio frequency (RF) loss. A fabricated coplanar waveguide (CPW) based on a TRL with poly-Si deposited by low-pressure chemical vapor deposition (LP-CVD) and a BOX with SiO $_\text{2}$ deposited by LP-CVD exhibited an insertion loss (IL) value of 0.77 dB/mm at 40 GHz. IL values of the developed CPW were comparable to those of CMOS foundries, despite using thinner metal thickness, under a condition of the same metal width. The fabricated passive devices showed good quality factor (Q) characteristics sufficient to be utilized up to the V-band. In particular, the maximum Q values of the inductors are the best among Si lumped inductors reported in the mmW bands to date.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.6
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据