相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。In situ learning using intrinsic memristor variability via Markov chain Monte Carlo sampling
Thomas Dalgaty et al.
NATURE ELECTRONICS (2021)
AIDX: Adaptive Inference Scheme to Mitigate State-Drift in Memristive VMM Accelerators
Tony Liu et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2021)
TxSim: Modeling Training of Deep Neural Networks on Resistive Crossbar Systems
Sourjya Roy et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2021)
Bayesian Inference Based Robust Computing on Memristor Crossbar
Di Gao et al.
2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC) (2021)
Ex Situ Transfer of Bayesian Neural Networks to Resistive Memory-Based Inference Hardware
Thomas Dalgaty et al.
ADVANCED INTELLIGENT SYSTEMS (2021)
A 40nm 64Kb 56.67TOPS/W Read-Disturb-Tolerant Compute-in-Memory/Digital RRAM Macro with Active-Feedback-Based Read and In-Situ Write Verification
Jong-Hyeok Yoon et al.
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) (2021)
RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars
Shubham Jain et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2021)
CxDNN: Hardware-software Compensation Methods for Deep Neural Networks on Resistive Crossbar Systems
Shubham Jain et al.
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2020)
Noise-Aware DVFS for Efficient Transitions on Battery-Powered IoT Devices
Cheng Zhuo et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2020)
FeCAM: A Universal Compact Digital and Analog Content Addressable Memory Using Ferroelectric
Xunzhao Yin et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures
Di Gao et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2020)
Exploiting Oxide Based Resistive RAM Variability for Bayesian Neural Network Hardware Design
Akul Malhotra et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2020)
A Fault-Tolerant Neural Network Architecture
Tao Liu et al.
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) (2019)
Memristive Crossbar Memory Lifetime Evaluation and Reconfiguration Strategies
Peyman Pouyan et al.
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING (2018)
DL-RSIM: A Simulation Framework to Enable Reliable ReRAM-based Accelerators for Deep Learning
Meng-Yao Lin et al.
2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS (2018)
Variational Inference: A Review for Statisticians
David M. Blei et al.
JOURNAL OF THE AMERICAN STATISTICAL ASSOCIATION (2017)
Training Deep Convolutional Neural Networks with Resistive Cross-Point Devices
Tayfun Gokmen et al.
FRONTIERS IN NEUROSCIENCE (2017)
RRAM Defect Modeling and Failure Analysis Based on March Test and a Novel Squeeze-Search Scheme
Ching-Yi Chen et al.
IEEE TRANSACTIONS ON COMPUTERS (2015)
Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element
Geoffrey W. Burr et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2015)
Training andoperation of an integrated neuromorphic network based on metal-oxide memristors
M. Prezioso et al.
NATURE (2015)
Vortex: Variation-aware Training for Memristor X-bar
Beiye Liu et al.
2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) (2015)
Tuning Resistive Switching Characteristics of Tantalum Oxide Memristors through Si Doping
Sungho Kim et al.
ACS NANO (2014)
Random telegraph noise and resistance switching analysis of oxide based resistive memory
Shinhyun Choi et al.
NANOSCALE (2014)
On the Switching Parameter Variation of Metal-Oxide RRAM-Part I: Physical Modeling and Simulation Methodology
Ximeng Guan et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2012)
Short-Term Memory to Long-Term Memory Transition in a Nanoscale Memristor
Ting Chang et al.
ACS NANO (2011)
Robust extraction of spatial correlation
Jinjun Xiong et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2007)
First-order incremental block-based statistical timing analysis
Chandu Visweswariah et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2006)
分享论文
