4.6 Article

Single-Event Transient Study of 28 nm UTBB-FDSOI Technology Using Pulsed Laser Mapping

相关参考文献

注意:仅列出部分参考文献,下载原文获取全部文献信息。
Article Engineering, Electrical & Electronic

Analysis of Single-Event Upsets and Transients in 22 nm Fully Depleted Silicon-On-Insulator Logic

Joseph V. D'Amico et al.

Summary: In this study, the SEU and SET responses of digital logic in a 22 nm FD-SOI technology are investigated. It is found that the DFF shift registers used for SEU experiments are more susceptible to upsets when data is dynamically loaded during irradiation. The clock rate used to load the data has no significant effect on the upset cross sections. Additionally, the application of back-gate bias can decrease the SET cross sections in an inverter chain by as much as an order of magnitude.

IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2023)

Article Instruments & Instrumentation

Analysis of location and LET dependence of single event transient in 14 nm SOI FinFET

Baojun Liu et al.

Summary: This study simulated the single event transient behavior of SOI FinFET at 14 nm technology node using TCAD. The results showed that the gate-drain junction of FinFET is the most sensitive area to transient effects, and with increasing linear energy transfer, the transient current peak and collected charge increase while bipolar amplification reduces.

NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS (2022)

Article Engineering, Electrical & Electronic

Influence of Supply Voltage and Body Biasing on Single-Event Upsets and Single-Event Transients in UTBB FD-SOI

Capucine Lecat-Mathieu de Boissac et al.

Summary: This article explores the effects of voltage scaling and forward body biasing on the single-event effect sensitivity of 28-nm UTBB FD-SOI technology. Results show consistent SEU sensitivity but reduced SET sensitivity. Simulation analysis suggests that bipolar amplification plays a crucial role in sensitivity at low LETs.

IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2021)

Article Engineering, Electrical & Electronic

Single-Event Transient Space Characterizations in 28-nm UTBB SOI Technologies and Below

Capucine Lecat-Mathieu de Boissac et al.

Summary: This article presents a study of single-event transients (SETs) through an integrated test vehicle designed and manufactured within two test chips in 28- and 22-nm fully depleted silicon-on-insulator (FDSOI) advanced technologies. Radiation testing was performed on those test chips to characterize SETs, and the results were cross-coupled with Monte Carlo simulations and discussed.

IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2021)

Article Engineering, Electrical & Electronic

Evaluation of SEU Performance of 28-nm FDSOI Flip-Flop Designs

H. -B. Wang et al.

IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2017)

Article Engineering, Electrical & Electronic

Improved on-chip self-triggered single-event transient measurement circuit design and applications

Rongmei Chen et al.

MICROELECTRONICS RELIABILITY (2017)

Article Engineering, Electrical & Electronic

An Area Efficient Stacked Latch Design Tolerant to SEU in 28 nm FDSOI Technology

H. -B. Wang et al.

IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2016)

Article Engineering, Electrical & Electronic

Single-Event Transient Sensitivity Evaluation of Clock Networks at 28-nm CMOS Technology

H. -B. Wang et al.

IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2016)

Article Engineering, Electrical & Electronic

Single Event Transient acquisition and mapping for space device Characterization

Roberta Pilia et al.

MICROELECTRONICS RELIABILITY (2016)

Article Engineering, Electrical & Electronic

FDSOI and Bulk CMOS SRAM Cell Resilience to Radiation Effects

W. E. Calienes Bartra et al.

MICROELECTRONICS RELIABILITY (2016)

Article Engineering, Electrical & Electronic

The Contribution of Low-Energy Protons to the Total On-Orbit SEU Rate

N. A. Dodds et al.

IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2015)

Article Engineering, Electrical & Electronic

Single Event Transients in Digital CMOS-A Review

Veronique Ferlet-Cavrois et al.

IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2013)

Article Engineering, Electrical & Electronic

Comparison of Combinational and Sequential Error Rates for a Deep Submicron Process

N. N. Mahatme et al.

IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2011)

Article Engineering, Electrical & Electronic

Delay and Energy Analysis of SEU and SET-Tolerant Pipeline Latches and Flip-Flops

Daniel R. Blum et al.

IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2009)

Article Engineering, Electrical & Electronic

On-chip characterization of single-event transient pulsewidths

Balaji Narasimham et al.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2006)

Article Engineering, Electrical & Electronic

Radiation effects in SOI technologies

JR Schwank et al.

IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2003)

Article Engineering, Electrical & Electronic

SEU-sensitive volumes in bulk and SOISRAMs from first-principles calculations and experiments

PE Dodd et al.

IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2001)

Article Engineering, Electrical & Electronic

A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line

P Dudek et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2000)