4.7 Article

ALP: Alleviating CPU-Memory Data Movement Overheads in Memory-Centric Systems

相关参考文献

注意:仅列出部分参考文献,下载原文获取全部文献信息。
Article Computer Science, Information Systems

DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

Geraldo F. Oliveira et al.

Summary: Data movement between the CPU and main memory is a major bottleneck for improving performance, scalability, and energy efficiency in modern computer systems. Various techniques have been employed to reduce this overhead, from traditional cache hierarchies to emerging Near-Data Processing (NDP) methods. However, there is still a lack of understanding regarding the key metrics for identifying data movement bottlenecks and their relation to different mitigation mechanisms.

IEEE ACCESS (2021)

Proceedings Paper Computer Science, Hardware & Architecture

Livia: Data-Centric Computing Throughout the Memory Hierarchy

Elliot Lockerman et al.

TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV) (2020)

Article Computer Science, Theory & Methods

Software Prefetching for Indirect Memory Accesses: A Microarchitectural Perspective

Sam Ainsworth et al.

ACM TRANSACTIONS ON COMPUTER SYSTEMS (2019)

Proceedings Paper Automation & Control Systems

A Compiler for Automatic Selection of Suitable Processing-in-Memory Instructions

Hameeza Ahmed et al.

2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE) (2019)

Proceedings Paper Computer Science, Hardware & Architecture

CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators

Amirali Boroumand et al.

PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19) (2019)

Proceedings Paper Computer Science, Hardware & Architecture

Near-Memory Address Translation

Javier Picorel et al.

2017 26TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT) (2017)

Proceedings Paper Computer Science, Hardware & Architecture

GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks

Lifeng Nai et al.

2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA) (2017)

Proceedings Paper Computer Science, Theory & Methods

Toward Standardized Near-Data Processing with Unrestricted Data Placement for GPUs

Gwangsun Kim et al.

SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (2017)

Proceedings Paper Computer Science, Hardware & Architecture

Practical Near-Data Processing for In-memory Analytics Frameworks

Mingyu Gao et al.

2015 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION (PACT) (2015)

Proceedings Paper Computer Science, Hardware & Architecture

A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing

Junwhan Ahn et al.

2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA) (2015)

Article Engineering, Electrical & Electronic

Overview and outlook of through-silicon via (TSV) and 3D integrations

John H. Lau

MICROELECTRONICS INTERNATIONAL (2011)