相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。Architecting a congestion pre-avoidance and load-balanced wireless network-on-chip
Chenglong Sun et al.
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING (2022)
A router architecture with dual input and dual output channels for Networks-on-Chip
Wu Zhou et al.
MICROPROCESSORS AND MICROSYSTEMS (2022)
Design of an adaptive controller to capture maximum power from a variable speed wind turbine system without any prior knowledge of system parameters
Najmeh Movahhed Neya et al.
TRANSACTIONS OF THE INSTITUTE OF MEASUREMENT AND CONTROL (2022)
A Hybrid Selection Strategy Based on Traffic Analysis for Improving Performance in Networks on Chip
Mohammad Trik et al.
JOURNAL OF SENSORS (2022)
Providing an Adaptive Routing along with a Hybrid Selection Strategy to Increase Efficiency in NoC-Based Neuromorphic Systems
Mohammad Trik et al.
COMPUTATIONAL INTELLIGENCE AND NEUROSCIENCE (2021)
VCS: A method of in-order packet delivery for adaptive NoC routing
Tuhin Subhra Das et al.
NANO COMMUNICATION NETWORKS (2021)
An analytics model for TelecoVAS customers' basket clustering using ensemble learning approach
Mohammadsadegh Vahidi Farashah et al.
JOURNAL OF BIG DATA (2021)
A hybrid recommender system based-on link prediction for movie baskets analysis
Mohammadsadegh Vahidi Farashah et al.
JOURNAL OF BIG DATA (2021)
Ant Lion Optimized Bufferless Routing in the Design of Low Power Application Specific Network on Chip
N. L. Venkataraman et al.
CIRCUITS SYSTEMS AND SIGNAL PROCESSING (2020)
An energy-efficient multi-level RF-interconnect for global network-on-chip communication
Majid Jalalifar et al.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING (2020)
Congestion-aware wireless network-on-chip for high-speed communication
M. Devanathan et al.
AUTOMATIKA (2020)
New noise cancellation topology in common-gate LNAs
M. Sabzi et al.
MICROELECTRONICS JOURNAL (2020)
GPU-NEST: Characterizing Energy Efficiency of Multi-GPU Inference Servers
Ali Jahanshahi et al.
IEEE COMPUTER ARCHITECTURE LETTERS (2020)
Tasks mapping in the network on a chip using an improved optimization algorithm
Mehdi Darbandi et al.
INTERNATIONAL JOURNAL OF PERVASIVE COMPUTING AND COMMUNICATIONS (2020)
A Congestion Controlled and Load Balanced Selection Strategy for Networks on Chip
Ashima Arora et al.
INTERNATIONAL JOURNAL OF DISTRIBUTED SYSTEMS AND TECHNOLOGIES (2020)
DICA: destination intensity and congestion-aware output selection strategy for network-on-chip systems
Amin Mehranzadeh et al.
IET COMPUTERS AND DIGITAL TECHNIQUES (2019)
An encapsulated packet-selection routing for network on chip
Lu Liu et al.
MICROELECTRONICS JOURNAL (2019)
Energy-aware and fault-tolerant custom topology design method for network-on-chips
Pinar Kullu et al.
NANO COMMUNICATION NETWORKS (2019)
Energy-efficient NoC with multi-granularity power optimization
Ji Wu et al.
JOURNAL OF SUPERCOMPUTING (2017)
Low Power Low Latency Floorplan-aware Path Synthesis in Application-Specific Network-on-Chip Design
Priyajit Mukherjee et al.
INTEGRATION-THE VLSI JOURNAL (2017)
PT-BAR: Prioritized Thermo-Buffer based Adaptive Routing Protocol for Network-on-Chip
R. Suraj et al.
PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS (2016)
Low cost fault-tolerant routing algorithm for Networks-on-Chip
Junxiu Liu et al.
MICROPROCESSORS AND MICROSYSTEMS (2015)
Placement Algorithms and Logic on Logic (LOL) 3D Integration
Mohammad Trick et al.
JOURNAL OF MATHEMATICS AND COMPUTER SCIENCE-JMCS (2014)
Packet switching optical network-on-chip architectures
Lei Zhang et al.
COMPUTERS & ELECTRICAL ENGINEERING (2013)
Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip
Giuseppe Ascia et al.
IEEE TRANSACTIONS ON COMPUTERS (2008)
分享论文
