4.1 Article

Hybrid MTJ/CNTFET-Based Binary Synapse and Neuron for Process-in-Memory Architecture

期刊

IEEE MAGNETICS LETTERS
卷 14, 期 -, 页码 -

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LMAG.2023.3238271

关键词

Neurons; Magnetic tunneling; CNTFETs; Transistors; Synapses; Biological neural networks; Power demand; Spin electronics; binarized neural network hardware accelerator; carbon nanotube field-effect transistor; magnetic tunnel junction; XNOR-Net

向作者/读者索取更多资源

This study presents a reliable and integrated binary synapse and neuron model for implementing binary neural networks in hardware. By utilizing magnetic tunnel junctions and carbon nanotube field-effect transistors, the designed circuit eliminates the need for external memory to store weights and consumes low static power. Furthermore, the circuit is immune to soft errors due to its sequential parts-free structure. Simulation results demonstrate that the proposed design consumes at least 9% lower power, occupies 34% less area, and provides a 49% lower power delay area product compared to existing designs. Additionally, Monte Carlo simulations confirm the accuracy and resilience of the proposed neuron under process variations.
This letter develops a reliable, integrated binary synapse and neuron model for hardware implementation of binary neural networks. Thanks to the nonvolatile nature of magnetic tunnel junctions and the unique features of carbon nanotube field-effect transistors, the modeled design does not require external memory to store weights and also consumes low static power. Also, due to the circuit structure, which did not use sequential parts, the developed circuit is immune to soft error. Because, in binary neural networks, weights are limited to two values of -1 and 1, the occurrence of soft errors dramatically reduces the accuracy of the network. Simulation results indicate that the design in this work consumes at least 9% lower power, occupies 34% lower area, and offers a 49% lower power delay area product. Also, Monte Carlo simulations have been performed to study the effect of the process variation on the network. The result of the Monte Carlo simulations shows that the proposed neuron has no logical error in 10 000 simulations. Consequently, the accuracy of the network utilization by the neuron is equal to the software-implemented network and does not decrease even in the presence of process variations.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.1
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据