期刊
NANO LETTERS
卷 23, 期 1, 页码 192-197出版社
AMER CHEMICAL SOC
DOI: 10.1021/acs.nanolett.2c03947
关键词
all-electrical; valleytronic transistor; ?valley on-off? ratios; valley degree of freedom
By studying valleytronics in two-dimensional materials, we have successfully improved the performances of valleytronic transistors in monolayer MoS2 and WSe2 devices, with valley on-off ratios improved up to three orders of magnitude greater compared to previous reports. This research provides a promising way for the electrically controllable manipulation of valley degree of freedom toward practical device applications.
The development of integrated circuits (ICs) based on a complementary metal-oxide-semiconductor through transistor scaling has reached the technology bottleneck; thus, alternative approaches from new physical mechanisms are highly demanded. Valleytronics in two-dimensional (2D) material systems has recently emerged as a strong candidate, which utilizes the valley degree of freedom to process information for electronic applications. However, for all-electrical valleytronic transistors, very low room-temperature valley on-off ratios (around 10) have been reported so far, which seriously limits their practical applications. In this work, we successfully illustrated both n-and p-type valleytronic transistor performances in monolayer MoS2 and WSe2 devices, with measured valley on-off ratios improved up to 3 orders of magnitude greater compared to previous reports. Our work shows a promising way for the electrically controllable manipulation of valley degree of freedom toward practical device applications.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据