相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。A 91.0-dB SFDR Single-Coarse Dual-Fine Pipelined-SAR ADC With Split-Based Background Calibration in 28-nm CMOS
Yuefeng Cao et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2021)
A Partially Binarized and Fixed Neural Network Based Calibrator for SAR-Pipelined ADCs Achieving 95.0-dB SFDR
Min Chen et al.
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) (2021)
A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration
Mingqiang Guo et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
112-Gb/s PAM4 ADC-Based SERDES Receiver With Resonant AFE for Long-Reach Channels
Yoel Krupnik et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
A Dual-Supply Two-Stage CMOS Op-amp for High-Speed Pipeline ADCs Application
Maliang Liu et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2020)
A Communication-Aware DNN Accelerator on ImageNet Using In-Memory Entry-Counting Based Algorithm-Circuit-Architecture Co-Design in 65-nm CMOS
Haozhe Zhu et al.
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS (2020)
A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration
Ahmed M. A. Ali et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
A Calibration Scheme for Nonlinearity of the SAR-Pipelined ADCs Based on a Shared Neural Network
Min Chen et al.
APCCAS 2020: PROCEEDINGS OF THE 2020 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2020) (2020)
A 5 GS/s 29 mW Interleaved SAR ADC With 48.5 dB SNDR Using Digital-Mixing Background Timing-Skew Calibration for Direct Sampling Applications
Mingqiang Guo et al.
IEEE ACCESS (2020)
A 1-GS/s, 12-b, Single-Channel Pipelined ADC With Dead-Zone-Degenerated Ring Amplifiers
Jorge Lagos et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2019)
A High-Precision Time Skew Estimation and Correction Technique for Time-Interleaved ADCs
Armia Salib et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2019)
A 29mW 5GS/s Time-interleaved SAR ADC achieving 48.5dB SNDR With Fully-Digital Timing-Skew Calibration Based on Digital-Mixing
Minggiang Guo et al.
2019 SYMPOSIUM ON VLSI CIRCUITS (2019)
Machine Learning Based Prior-Knowledge-Free Calibration for Split Pipelined-SAR ADCs with Open-Loop Amplifiers Achieving 93.7-dB SFDR
Tianli Zhang et al.
IEEE 45TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC 2019) (2019)
A Novel Calibration Method of Gain and Time-skew Mismatches for Time-interleaved ADCs Based on Neural Network
Yongtao Qiu et al.
2019 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2019) (2019)
Comprehensive Analysis of Distortion in the Passive FET Sample-and-Hold Circuit
Tetsuya Iizuka et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2018)
Normalized-Full-Scale-Referencing Digital-Domain Linearity Calibration for SAR ADC
Dong-Jin Chang et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2017)
Black-Box Calibration for ADCs With Hard Nonlinear Errors Using a Novel INL-Based Additive Code: A Pipeline ADC Case Study
Antonio J. Gines et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2017)
Seven-bit 700-MS/s Four-Way Time-Interleaved SAR ADC With Partial Vcm-Based Switching
Dezhi Xing et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2017)
Error bounds for approximations with deep ReLU networks
Dmitry Yarotsky
NEURAL NETWORKS (2017)
PN-Assisted Deterministic Digital Background Calibration of Multistage Split-Pipelined ADC
Sudipta Sarkar et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2015)
A Four-Channel Time-Interleaved ADC With Digital Calibration of Interchannel Timing and Memory Errors
Chi Ho Law et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2010)
A 10-b 50-MS/s 820-μW SAR ADC With On-Chip Digital Calibration
Masato Yoshioka et al.
IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS (2010)
Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters
Vijay Divi et al.
IEEE JOURNAL OF SELECTED TOPICS IN SIGNAL PROCESSING (2009)
Digital Compensation of Dynamic Acquisition Errors at the Front-End of High-Performance A/D Converters
Parastoo Nikaeen et al.
IEEE JOURNAL OF SELECTED TOPICS IN SIGNAL PROCESSING (2009)
A 12-Bit 200-MHz CMOS ADC
Bibhu Datta Sahoo et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2009)
RFI-induced distortion in switched-capacitor circuits
PS Crovetti et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2006)
A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification
B Murmann et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2003)
A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration
SM Jamal et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2002)
分享论文
