期刊
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
卷 69, 期 11, 页码 4429-4442出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCSI.2022.3193659
关键词
Clocks; Calibration; Timing; Analytical models; Wideband; Narrowband; Simulated annealing; DAC; SFDR; current-steering; time-interleaved; calibration; wideband
资金
- National Science Foundation [CCF-1763747, ECCS-1643004]
This work presents an analysis and calibration of interleaving and data timing errors in modern times-2 interleaved digital-to-analog converters. The authors develop an analytical model and propose a calibration algorithm to address these errors. Extensive simulations using the model demonstrate the effectiveness of the algorithm.
This work presents analysis and calibration of interleaving and data timing errors that are encountered in modern times-2 interleaved digital-to-analog converters (DACs) with a current-steering (CS) architecture. Such errors corrupt the DAC output spectrum with spectral images that require calibration. We develop an analytical model for the interleaving and data timing errors that we understand are most significant and propose a calibration algorithm that treats all of them. Extensive simulations of the algorithm are made possible by leveraging the speed and accuracy of the analytical model. The algorithm is demonstrated on a commercially-developed 10-bit times-2 interleaved CS-DAC, operating at 40GS/s in 14nm CMOS.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据