期刊
ELECTRONICS
卷 11, 期 19, 页码 -出版社
MDPI
DOI: 10.3390/electronics11193127
关键词
analog circuit sizing; optimization; Bayesian; representation learning; variational autoencoder
资金
- European Union (European Social Fund ESF) [MIS-5000432]
- State Scholarships Foundation (IKY)
This work proposes a deep representation learning method to build continuous-valued representations of individual integrated circuit devices, which are used to solve continuous sizing problems and demonstrate efficiency in real-world applications.
In this work, a deep representation learning method is proposed to build continuous-valued representations of individual integrated circuit (IC) devices. These representations are used to render mixed-variable analog circuit sizing problems as continuous ones and to apply a low-budget black box Bayesian optimization (BO) variant to solve them. By transforming the initial search spaces into continuous-valued ones, the BO's Gaussian process models (GPs), which typically operate on real-valued spaces, can be used to guide the optimization search towards the global optimum. The proposed Device Representation Learning approach involves using device simulation data and training a composite model of a Variational Autoencoder (VAE) and a dense Neural Network. The latent variables of the trained VAE model serve as the representations of the integrated device and replace the discrete-valued parametrizations of particular devices. A thorough explanation of the proposed methodology's mathematical formulation is given and example sizing applications on real-world analog circuits and integrated devices underline its efficiency.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据