4.3 Article

Design and implementation of a second order PLL based frequency synthesizer for implantable medical devices

期刊

INTEGRATION-THE VLSI JOURNAL
卷 86, 期 -, 页码 57-63

出版社

ELSEVIER
DOI: 10.1016/j.vlsi.2022.05.004

关键词

Capsule endoscopy; CMOS oscillator; Current reuse LC oscillator; Phase-locked-loop; Implantable medical devices

资金

  1. ministry of electronics and information technology (MeitY), Government of India

向作者/读者索取更多资源

This paper presents a low power 450 MHz frequency synthesizer for implantable medical devices (IMD). A current-reuse LC voltage-controlled oscillator is used to reduce the power consumption of the frequency synthesizer. A prototype is fabricated using a standard 130 nm CMOS technology and its performance is evaluated. The power consumption of the frequency synthesizer is 0.74 mW at an oscillating frequency of 450 MHz. The measurement results show a figure-of-merit (FOMpower) of 1.65 for a VDD of 1.2 V.
In this paper, a low power 450 MHz frequency synthesizer for implantable medical device (IMD) is presented. A current-reuse LC voltage-controlled oscillator is used to lower the power consumption of the frequency synthesizer. A prototype is fabricated in a standard 130 nm CMOS technology with an active area of 0.099 mm(2). The design performance parameters are measured for different packaged prototypes and the performance is evaluated. The power consumption of the frequency synthesizer is 0.74 mW at an oscillating frequency of 450 MHz. The measurement results show a figure-of-merit (FOMpower) of 1.65 for a VDD of 1.2 V.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.3
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据