4.6 Article

ESD nMOSFETs in Advanced Bulk FinFET Technology With Dual S/D Epitaxy

相关参考文献

注意:仅列出部分参考文献,下载原文获取全部文献信息。
Proceedings Paper Engineering, Multidisciplinary

Peculiar Current Instabilities & Failure Mechanism in Vertically Stacked Nanosheet ggN-FET

M. Monishmurali et al.

Summary: This study investigates the behavior of gate grounded vertically stacked nanosheet N-FET under ESD stress and finds that instability caused by non-uniform sheet turn-on becomes more severe with decreased body distance from the source. The sequence of turn-on is also influenced by the TLP current ramp rate, and non-uniform turn-on can lead to early failure of the device, especially with a smaller body to source contact distance.

2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) (2021)

Article Engineering, Electrical & Electronic

Combined MOS-IGBT-SCR Structure for a Compact High-Robustness ESD Power Clamp in Smart Power SOI Technology

Houssam Arbess et al.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2014)

Article Engineering, Electrical & Electronic

Characterization and Optimization of Sub-32-nm FinFET Devices for ESD Applications

Steven Thijs et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2008)

Article Engineering, Electrical & Electronic

ESD issues in advanced CMOS bulk and FinFET technologies: Processing, protection devices and circuit strategies

Christian Russ

MICROELECTRONICS RELIABILITY (2008)

Article Engineering, Electrical & Electronic

ESD evaluation of the emerging MuGFET technology

Christian C. Russ et al.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2007)

Article Engineering, Electrical & Electronic

Extension and source/drain design for high-performance FinFET devices

J Kedzierski et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2003)

Article Engineering, Electrical & Electronic

Impact of gate-to-contact spacing on ESD performance of salicided deep submicron NMOS transistors

KH Oh et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2002)